






UNIVERSAL BUS





Temporary Register Control Logic





REGISTERS





R0



R1



R2



R3