








ACC_REG (RA)



TMP_REG (RB)







ALU











ADD, SUB, CMP



Logical Operation (AND, OR, XOR, NOT)





Operating SHR/SHL and multiplex the ALU result



ALU Result



Z and E Flag Logic



Flag Register

