


# Operating Systems Paging and Locality


David Hay Dror Feitelson


#### **Address Translation**





## Virtual Memory

- The idea: VIRTUALIZATION
  - Disconnect from the limitations of our physical budget
  - Make it look as if we have all the memory we want
- The implementation: DEMAND PAGING
  - Bring pages to memory when we need them
  - Store them on disk when we don't









How do we choose the victim?

- How do we choose the victim?
  - We can just choose at random...

- How do we choose the victim?
  - We can just choose at random...
  - But better not to choose often used pages (will probably need to be brought back in soon)

- How do we choose the victim?
  - We can just choose at random...
  - But better not to choose often used pages (will probably need to be brought back in soon)
- Many policies are possible
  - Optimal
  - Random
  - FIFO (first-in-first-out), second chance FIFO
  - NRU (not recently used)
  - LRU (least recently used), pseudo-LRU
  - LFU (least frequently used)
  - Etc

#### Performance

```
p = probability of page fault

Effective access time = p(page fault time)

+(1-p)(memory access time)

Slowdown = Effective access time / memory access time
```

#### Typical numbers:

page fault time: 25 ms

access time: 100 ns

 $p=0.001 \rightarrow slowdown = 250$ 

 $p=0.0000004 \rightarrow slowdown = 1.1$ 

#### Performance

```
p = probability of page fault

Effective access time = p(page fault time)

+(1-p)(memory access time)

Slowdown = Effective access time / memory access time
```

#### Typical numbers:

page fault time: 25 ms

access time: 100 ns


 $p=0.001 \rightarrow slowdown = 250$  $p=0.0000004 \rightarrow slowdown = 1.1$ 

# Performance depends on locality

- Ensure that costly disk operations are rare
- Amortize them across many memory accesses

## WORKLOADS

#### Eyeballing Memory Accesses



## Reminder: The Principle of Locality

#### Temporal locality:

If we accessed a certain address, the chances are high to access it again shortly.

- Data: updating
- Instructions: loops

#### Spatial locality:

If we accessed a certain address, the chances are high to access its neighbors.

- Data: arrays
- Instructions: sequential execution

#### Temporal Locality

Actually reflects two separate phenomena

#### Temporal Locality

Actually reflects two separate phenomena

Clustered accesses
 AAAAABBBBBCCCCDDDDD

## Temporal Locality

Actually reflects two separate phenomena

Clustered accesses
 AAAAABBBBBCCCCDDDDD

Skewed popularity
 BABBBCBBBBBBBBBCB

#### Measuring Locality

- How do we know locality really exists?
- How can we characterize the degree of locality given a certain address stream?
- Measure the STACK DISTANCE:
  - 1. Scan the address stream
    - a. Search for each address in the stack; if found note its depth and extract it.
    - b. Push the address at the top of the stack.
  - 2. Output the distribution of depths at which addresses were found.


#### Measuring Locality

- How do we know locality really exists?
- How can we characterize the degree of locality given a certain address stream?
- Measure the STACK
  - 1. Scan the address
    - a. Search for eac found note its
- = The distribution of distances between successive accesses to the same address
- b. Push the address at top of the stack.
- 2. Output the distribution of depths at which addresses were found.

# Example

Access	1	3	1	1
Stack	1	3 1	3	3
Distance	$\infty$	$\infty$	2	1
Hits	Hit[1]=0 Hit[2]=0 Hit[3]=0 Hit[ $\infty$ ]=1	Hit[1]=0 Hit[2]=0 Hit[3]=0 Hit[∞]=2	Hit[1]=0 Hit[2]=1 Hit[3]=0 Hit[∞]=2	Hit[1]=1 Hit[2]=1 Hit[3]=0 Hit[∞]=2

#### Stack Distance Examples




- Using SPEC 2000 benchmarks
- Observed stack distances predominantly < 10</li>

#### Stack Distance and LRU


- The stack distance distribution is all we need to evaluate LRU performance!
- Assume memory of size k
- Top k items in stack are the k least recently used items
- So they are the ones retained by LRU
- p = probability of page fault
  - = probability of >k in the stack

- CPU Usage: The fraction of time the CPU is executing instructions
- Multiprogramming increases CPU Usage


- CPU Usage: The fraction of time the CPU is executing instructions
- Multiprogramming increases CPU Usage




- CPU Usage: The fraction of time the CPU is executing instructions
- Multiprogramming increases CPU Usage



- CPU Usage: The fraction of time the CPU is executing instructions
- Multiprogramming increases CPU Usage



- **CPU Usage:** The *fraction* of time the CPU is executing instructions
- Multiprogramming increases CPU Usage




Thrashing: the system is busy swapping pages in and out → no process makes any progress

- Why does paging work?
  - Locality (of reference) model
  - Process migrates from one locality to another
  - Localities may overlap


- Why does paging work?
  - Locality (of reference) model
  - Process migrates from one locality to another
  - Localities may overlap
- Why does thrashing occur?
  - size of locality > total memory size
     (i.e. the combined working sets of all processes exceed the total memory capacity)

- Why does paging work?
  - Locality (of reference) model
  - Process migrates from one locality to another
  - Localities may overlap
- Why does thrashing occur?
  - size of locality > total memory size
     (i.e. the combined working sets of all processes exceed the total memory capacity)
- Solution: limit degree of multiprogramming
  - Suspend processes when exceeding the degree


#### Diagram of Process States



#### Diagram of Process States



#### Diagram of Process States




### **BIG MEMORIES**

In 32-bit CPUs, if page size is 4KB → Each process has 2<sup>20</sup> pages

- In 32-bit CPUs, if page size is 4KB → Each process has 2<sup>20</sup> pages
- If each page entry is 4B, then the page table itself requires 1000 pages...
  - Page table size reflects size of logical memory

- In 32-bit CPUs, if page size is 4KB → Each process has 2<sup>20</sup> pages
- If each page entry is 4B, then the page table itself requires 1000 pages...
  - Page table size reflects size of logical memory
- What happens in a 64-bit CPU?

- In 32-bit CPUs, if page size is 4KB → Each process has 2<sup>20</sup> pages
- If each page entry is 4B, then the page table itself requires 1000 pages...
  - Page table size reflects size of logical memory
- What happens in a 64-bit CPU?



### Page Table Size - 64-Bit CPU

- 2<sup>64</sup> bytes logical address space
  - Many CPUs limit the logical address space to 248 bytes
- Page size still 2<sup>12</sup> bytes; entry in the page table is 2<sup>3</sup> bytes
- →The page table itself is 2<sup>43</sup> pages


Let's say physical memory is  $32GB=2^{35}$  bytes  $\rightarrow 2^{23}$  pages

 $\rightarrow$  At least 2<sup>43</sup>-2<sup>23</sup> pages of the page table are completely invalid

	Page	Frame	
	0	2	1
	1	3	1
	2	X	0
2	3	X	0
3	4	1	1
	5	0	1
	6	X	0

#### Solutions

- Hierarchical Page Tables
  - Break up the logical address space into multiple page tables
  - A simple technique is a two-level page table
- Hashed Page Tables
- Inverted Page Tables



Page Table			
Page	Frame		
0	2	1	
1	3	1	
2	X	0	
3	X	0	
4	1	1	
5	0	1	
6	X	0	
(per process)			
Used by	the MN	<u> 1U</u>	

Physical memory


0	u
1	٧
2	W
3	Х


J	^
4	q
5	r
•	•


6	S
7	t
8	a


9	b
10	С
11	d
12	е


12	
13	
14	














































- Each table is of size 1 page
- Virtual address is split to three parts:
  - P1: The entry in the top-level table
  - P2: The entry in the second-level table
  - d: The offset within the frame (as before)














5200 d 20 bits 12 bits





- Page 5200 is held in frame 1000
- Top-Level Page table is held in frame 17
- Second level table 5 is held in frame 700



- Page 5200 is held in frame 1000
- Top-Level Page table is held in frame 17
- Second level table 5 is held in frame 700
- 1. We go to frame 17, read  $5^{th}$  entry  $\rightarrow$  Value is 700



- Page 5200 is held in frame 1000
- Top-Level Page table is held in frame 17
- Second level table 5 is held in frame 700
- 1. We go to frame 17, read  $5^{th}$  entry  $\rightarrow$  Value is 700
- 2. We go to frame 700, read 80<sup>th</sup> entry → Value is 1000



- Page 5200 is held in frame 1000
- Top-Level Page table is held in frame 17
- Second level table 5 is held in frame 700
- 1. We go to frame 17, read  $5^{th}$  entry  $\rightarrow$  Value is 700
- 2. We go to frame 700, read 80<sup>th</sup> entry → Value is 1000
- 3. We read address




Every memory access translates into three memory accesses


- Every memory access translates into three memory accesses
- We can have two page faults:
  - Second-level page table is not in memory
  - (as before:) Content page is not in memory

- Every memory access translates into three memory accesses
- We can have two page faults:
  - Second-level page table is not in memory
  - (as before:) Content page is not in memory
- Most of the second-level page tables are all invalid
  - No need to store them (anywhere, not even the disk)
  - When page fault to such a table occur, the OS can create all zero frame for that page table; later to be filled with the content we swap into memory

### Hashed Page Table



### Inverted Page Table



## Memory Management - Summary

Problem	Solution
Process view is different than actual view	Address Translation: base+bound, page tables
External fragmentation	Compaction, paging
Logical memory is larger than physical memory	Virtual memory + swapping