Image Processing Accelerator


ITC – Design Verification Final Project

Content


- 1. Design Overview
- 2. Verification Working flow
- 3. Verification Environment
- 4. Coverage & Assertions
- 5. Bugs Overview
- 6. Results:
 - a. Coverage
 - b. Images Examples
- 7. Challenges / Problems
- 8. Further Work




Design



The DUT



Processor



Verification Working Flow

- Gather all information sources
- Define main verification goals
- Design verification plan Verification environment, Stimulus Generation, Checkers Coverage
- Integrating all components
- Focus on the whole DUT model rather than it's sub-models
- Repeat till coverage goals been reached Random Testing
 - -> Coverage analyze -> Constrained random testing ->
 - Coverage analyze

Main Verification Goals


- Data reliability
- Data Validity
- Correct flow of Continues file transfer with alt file size
- Granting priority
- Correct behavior at slaves and master pausing
- Timing Continues (unless paused) output to the master
- All parts of design are reachable



Verification Environment

- Top
- Test
- Environment
- Interface
- Active Agent Includes A monitor and a sequencer & driver for each slave and master
- Passive Agent Includes monitor only
- Scoreboard
- Slave0 Sequence, Slave1 Sequence, Master Sequence
- Slave Transaction, Master Transaction, Full Transaction
- Image A class generator for random images.






(2) Master Transaction

(3) Full Transaction

TOP



Slave/Master Transaction

Slave Transaction:


- mode
- proc_val
- data_valid_stop
- data_valid_stop_for
- data_valid_stop_at
- Image


Master Transaction:

ready



Slave/Master Sequence





Slave/Master Sequence

```
fork
  // starting master0 sequence
  begin
    if (!mstr0_seq.randomize())
       'uvm_error("", "seq randomize error")
    $display("starting master0 sequence");
    mstr0_seq.start(env_h.active_agent_h.mstr0_seg);
    $display("done master0 sequence");
  end
  begin
    // starting slave0 sequence
    if (!slv0_seq.randomize())
      'uvm_error("", "seq randomize error")
    $display("starting slave0 sequence");
    slv0_seq.start(env_h.active_agent_h.slv0_seq);
    $display("done slave0 sequence");
  end
  begin
    // starting slave1 sequence
    if (!slv1_seq.randomize())
      'uvm_error("", "seq randomize error")
    $display("starting slave1 sequence");
    slv1_seq.start(env_h.active_agent_h.slv1_seq);
    $display("done slave1 sequence");
  end
101n
phase.drop_objection(this);
```

Slave/Master Driver wait for grant... Slave0 Sequence Slave1 Sequence slave_transaction slave_transaction slave_transaction IF Master Sequence master_transaction master_transaction master_transaction

Full Transaction


- slv0_mode
- slv0_data_valid
- slv0_proc_val
- slv0_data
- slv0_rdy

- slv1_mode
- slv1_data_valid
- slv1_proc_val
- slv1_data
- slv1_rdy

- mstr0_cmplt
- mstr0_ready
- mstr0_data
- mstr0_data_valid



Actual and Expected Monitor





Scoreboard

Receiving actual and expected full transactions. Three major checkers:

- 1. Arbiter functionality:
 - a. Is the chosen slave the right one?
- 2. Processor works as expected according to the requested mode:
 - a. header == header
 - b. and $f_{mode(pixel_in)} = pixel_out$



Scoreboard

3. Delays:

- a. Threshold mode delays the initial output for 4 clocks
- b. No outputs if no data valid from the slave
- c. Master complete in time
- d. If master ready is down, slave ready is down also



Events To Cover

- Slaves Grants
- Slaves Requests
- Slaves start delivering
- start master outputting event
- finish master outputting event
- start outputting to the processor
- finish outputting to the processor
- slvx started in TH mode
- slvx granted in BR mode
- slv drop its vld before completion (pausing)

```
// request of slv x - $rose($onehot(mode) && slvx valid)
sequence slv0 req;
     $rose($onehot0(slv0 mode) && slv0 valid);
 endsequence
sequence slvl req;
     $rose($onehot0(slvl mode) && slvl valid);
 endsequence
 // grant to slv x - not nececerily started
sequence slv0 grt;
     $rose(slv0 ready);
 endsequence
sequence slvl grt;
     $rose(slvl ready);
  endsequence
  //slvx started
-sequence slv0 st;
     $rose(slv0_ready && slv0_data_valid && mstr0 ready);
  endsequence
sequence slvl st;
     $rose(slvl ready && slvl data valid && mstr0 ready);
  endsequence
```

More interesting events to cover



- processing TH multiple files continuously from slvx
- processing b multiple files continuously from slvx
- serving slv 0, than slv 1 with alternating modes (TH, than Brightness and In the opposite way)
- serving slv 1, than slv 0 (TH, than Brightness and In the opposite way)
- serving slv 0 with TH, than slv 1 with TH
- serving slv 1 with TH, than slv 0 with TH

```
b toggle cover = 0;
    (\$rose(slv0 \ b \ mode))\$rose(slv1 \ b \ mode)) => ##[0:\$] (\$rose(!(\$rose(slv0 \ th \ mode)))
cover property (b toggle);
if (b toggle) b toggle cover = ~b toggle cover;
cover property(slv0 than slv1);
if (slv0 than slv1) slv0 than slv1 toggle cover = ~slv0 than slv1 toggle cover;
cover property(slvl than slv0);
if (slv1 than slv0) slv1 than slv0 toggle cover = ~slv1 than slv0 toggle cover;
covergroup SLV N MODE TOGGLE;
    TH TOGGLE: coverpoint !$stable(th toggle cover);
    B TOGGLE: coverpoint !$stable(b toggle cover);
    S021:
                 coverpoint !$stable(slv0 than slv1 toggle cover);
                 coverpoint !$stable(slvl than slv0 toggle cover);
    cross TH TOGGLE, B TOGGLE, S021, S120;
endgroup
```

Corner Cases to test and cover



- Sizes Files with only header, 1Pix, 2Pix, 3Pix, VLSI (Very Large Sized Images).
- Brightness & Threshold Values All Zeros, All Ones, Neg, Pos
- Pausing At beginning/during/ending of Scenes To Cover
- Pausing duration more than a cycle
- Resetting At beginning/during/ending of Scenes To Cover
- master ready falling after file input finished entering but still outputting
 - to the master (Due to Dead Time)
- Different pixel indentation on bus

```
covergroup Scens_From_A_ScoreBoard;
WHOS_GNT:coverpoint whos_granted;
SIZEs: coverpoint file_size {
   bins file_sizes = {56,59, 62, 65, [66:100], [101:10000]};}
DATAOs: coverpoint proc_val {
   bins Zeroz = {'hO};
   bins Ones = {8'hFF};
   bins NeGs = {[8'b100000000 : 8'b1111111]};
   bins POSs = {[8'b000000000:8'b0111111]};
}
cross WHOS_GNT, SIZEs, DATAOs;
endgroup
```


Assertions




- If any of the slv valid is on than its mode should be 01 or 10
- if (slv0_req && slv0_data_vld), than it will get grant some time in the future but before slave 1 will get new one
- Not fairness if slv 0 granted, and its valid high than next grant should be gnt[0]
- if slvx granted in TH mode, master out == slv_data (from 3rd clk till the end of header)
- if slvx granted in B mode, master out == slv_data (from 1st clk till the end of header)
- sticky mode from grant till the end of the file transfer
- In scheduler, processor and master If Valid \rightarrow data != x or z
- master ready flag at the end of outputting

DUT Bugs...


No master valid for the header




Two data's of the header are tossed




Two data's of the header are tossed






Results

We ran 200 images, 100 per slave:



Results

We ran 200 images, 100 per slave:



Brightness (+100)





Brightness (-100)





Threshold (200)





Challenges / Problems

- 1. The threshold mode was difficult to compute because of padding issue.
- 2. On the fly changes with the integration of the sub-modules of the DUT.
- 3. Running the sequences in parallel didn't work at start but was solved later.
- 4. DUT bugs which stalled the verification environment.
- 5. Because we chose to focus on the whole DUT, it was hard to reach corner cases of the sub-modules.
- 6. Running many large images took too much time due to the resources we had.

What's Next?

- Take care of the bugs found up to now
- Analyze coverage results
- Regression
- Direct the random inputs to get more cover on the groups defined
- Show an histogram of the image sizes we tested
- Test the 64bit width
- To come up with more special cases to test