同济大学计算机系

54 条 MIPS 单周期 CPU 实验报告



学	号	2152118
姓	名	史君宝
专	业	计算机科学与技术
授课老师		张冬冬

一、实验内容


在本次 54 条 MIPS 单周期 CPU 实验中,将使用 Verilog HDL 编写 54 条 MIPS 指令,包括 R、I、J 型指令等其他指令,实现单周期 CPU 的设计、前仿真、后仿真和下板调试,并将结果上交就可以了。

二、数据通路

(实验步骤中要求用 logisim 画图的实验,在该部分给出 logisim 原理图,否则该部分在实验报告中不用写)

数据通路:

32. c1z



```
\begin{array}{c} \text{temp} \leftarrow 32 \\ \text{for i in } 31 \dots 0 \\ \text{ if } \text{GPR[rs]}_i = 1 \text{ then} \\ \text{ temp} \leftarrow 31 - \text{ i} \\ \text{ break} \\ \text{ endif} \\ \text{endfor} \\ \text{GPR[rd]} \leftarrow \text{ temp} \end{array}
```


```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rs -> CLZ_in
CLZ_out -> Rd
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rs -> DIVIDEND
Rt -> DIVISOR
Rs/Rt -> QUOTIENT
Rs%Rt -> REMAINDER
QUOTIENT -> HI_in
REMAINDER -> LO_in
```

34. eret




```
if Status_{ERL} = 1 then
      temp ← ErrorEPC
       Status<sub>ERL</sub> ← 0
  else
       temp ← EPC
       Status<sub>EXL</sub> ← 0
  endif
  if IsMIPS16Implemented() then
       PC \leftarrow temp_{31..1} \parallel 0
      ISAMode ← temp<sub>0</sub>
  else
      PC ← temp
  endif
  LLbit ← 0
PC -> Imem
PC + 4 -> NPC
NPC -> MUX
```

STATUS >> 5 -> STATUS

EPC out -> MUX

MUX(EPC_out) -> PC

35. jalr



```
I: temp \leftarrow GPR[rs]

GPR[rd] \leftarrow PC + 8

I+1:if Configl_{CA} = 0 then

PC \leftarrow temp

else

PC \leftarrow temp_{GPRLEN-1...1} \mid \mid 0

ISAMode \leftarrow temp_0

endif
```


```
PC -> Imem
PC -> ADD_A
ADD_A + ADD_B -> ADD_res

PC + 4 -> NPC
NPC -> MUX

Rs -> MUX

MUX(Rs) -> PC
ADD_res -> Rd
```

36. 1b




```
\begin{array}{lll} \text{vAddr} &\leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ (\text{pAddr, CCA}) &\leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\ \text{pAddr} &\leftarrow \text{pAddr}_{\text{PSIZE-1...2}} \mid\mid (\text{pAddr}_{1...0} \text{ xor ReverseEndian}^2) \\ \text{memword} &\leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} &\leftarrow \text{vAddr}_{1...0} \text{ xor BigEndianCPU}^2 \\ \text{GPR[rt]} &\leftarrow \text{sign\_extend(memword}_{7+8*\text{byte}..8*\text{byte}}) \\ \end{array}
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Imem[15:0] -> EXT_16_sign
Rs -> A
EXT_16_sign_out -> B

result -> Dmem_addr
Dmem_out - Dmem_addr -> EXT_8_sign
EXT_8_sign_out -> Rd
```



```
\begin{array}{lll} v A d d r &\leftarrow sign\_extend(offset) + GPR[base] \\ (p A d d r, CCA) \leftarrow A d d ressTranslation (v A d d r, D A T A, LOAD) \\ p A d d r &\leftarrow p A d d r_{PSIZE-1...2} \mid\mid (p A d d r_{1...0} \text{ xor ReverseEndian}^2) \\ memword \leftarrow Load Memory (CCA, BYTE, p A d d r, v A d d r, D A T A) \\ byte &\leftarrow v A d d r_{1...0} \text{ xor BigEndianCPU}^2 \\ GPR[rt] \leftarrow zero\_extend(memword_{7+8*byte...8*byte}) \end{array}
```


```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Imem[15:0] -> EXT_16_sign
Rs -> A

EXT_16_sign_out -> B

result -> Dmem_addr
Dmem_out - Dmem_addr -> EXT_8_sign
EXT_8_sign_out -> Rd
```

38. 1hu




```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>0</sub> ≠ 0 then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor (ReverseEndian || 0))
memword ← LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>1...0</sub> xor (BigEndianCPU || 0)
GPR[rt] ← zero_extend(memword<sub>15+8*byte...8*byte</sub>)
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Imem[15:0] -> EXT_16_sign
Rs -> A
EXT_16_sign_out -> B

result -> Dmem_addr
Dmem_out - Dmem_addr -> EXT_16
EXT_16_out -> Rd
```

39. sb



```
vAddr ← sign_extend(offset) + GPR[base]

(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)

pAddr ← pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor ReverseEndian<sup>2</sup>)

bytesel ← vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup>

dataword ← GPR[rt]<sub>31-8*bytese1...0</sub> || 0<sup>8*bytese1</sup>


StoreMemory (CCA, BYTE, dataword, pAddr, vAddr, DATA)
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Imem[15:0] -> EXT_16_sign
Rs -> A
EXT_16_sign_out -> B

result -> Dmem_addr
Rt[7:0] - Dmem_w -> Dmem_in
```

40. sh



```
\begin{array}{l} {\rm vAddr} \; \leftarrow \; {\rm sign\_extend}({\rm offset}) \; + \; {\rm GPR[base]} \\ {\rm if} \; {\rm vAddr}_0 \; \neq \; 0 \; \; {\rm then} \\ \qquad \qquad \; {\rm SignalException}\left({\rm AddressError}\right) \\ {\rm endif} \\ ({\rm pAddr}, \; {\rm CCA}) \; \leftarrow \; {\rm AddressTranslation} \; \left({\rm vAddr}, \; {\rm DATA}, \; {\rm STORE}\right) \\ {\rm pAddr} \; \leftarrow \; {\rm pAddr}_{\rm PSIZE-1...2} \; \mid \; \left({\rm pAddrl}_{1...0} \; {\rm xor} \; \left({\rm ReverseEndian} \; \mid \; 0\right)\right) \\ {\rm bytesel} \leftarrow \; {\rm vAddrl}_{1...0} \; {\rm xor} \; \left({\rm BigEndianCPU} \; \mid \; 0\right) \\ {\rm dataword} \leftarrow \; {\rm GPR[rt]}_{31-8*bytesel...0} \; \mid \; 0 \\ {\rm StoreMemory} \; \left({\rm CCA}, \; {\rm HALFWORD}, \; {\rm dataword}, \; {\rm pAddr}, \; {\rm vAddr}, \; {\rm DATA}\right) \\ \end{array}
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Imem[15:0] -> EXT_16_sign
Rs -> A
EXT_16_sign_out -> B

result -> Dmem_addr
Rt[15:0] - Dmem_w -> Dmem_in
```


```
VAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>0</sub> ≠ 0 then
SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr<sub>PSIZE-1...2</sub> || (pAddr<sub>1...0</sub> xor (ReverseEndian || 0))
memword ← LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr<sub>1...0</sub> xor (BigEndianCPU || 0)
GPR[rt] ← sign_extend(memword<sub>15+8*byte</sub>.8*byte)
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Imem[15:0] -> EXT_16_sign
Rs -> A
EXT_16_sign_out -> B

result -> Dmem_addr
Dmem_out - Dmem_r -> EXT_16_sign
EXT_16_sign_out -> Dmem_in
```

42. mfc0




data ← CPR[0,rd,sel]
GPR[rt] ← data

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rt -> CP0_addr
CP0_out -> Rd
```

43. mfhi




GPR[rd] ← HI

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

HI_out -> Rd
```

44.mflo




GPR[rd] ← LO

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

LO_out -> Rd
```

$45.\,\mathrm{mtc0}$




CPR[0,rd,sel] ← data

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rt -> CP0_addr
Rs -> CP0_data
```

46. mthi




HI ← GPR[rs]

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rs -HI_w -> HI_in
```

47. mtlo



LO ← GPR[rs]

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rs -LO_w -> LO_in_in
```

 $48. \, \mathrm{mul}$

```
NPC (ADD)

PC

IMEM

REC

RIC

RIC

RIC

REW

RECLK


MUI.
```

```
temp <- GPR[rs] * GPR[rt]
GPR[rd] <- temp<sub>31..0</sub>
HI <- UNPREDICTABLE
LO <- UNPREDICTABLE</pre>
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rs -> MUL_A
Rt -> MUL_B
MUL_A * MUL_B -> MUL_res
MUL_res[31:0] -> Rd
```

49. multu



```
prod← (0 || GPR[rs]<sub>31..0</sub>) × (0 || GPR[rt]<sub>31..0</sub>)


LO ← prod<sub>31..0</sub>

HI ← prod<sub>63..32</sub>
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rs -> MUL_A
Rt -> MUL_B
MUL_A * MUL_B -> MUL_res
MUL_res[31:0] -> LO_in
MUL_res[63:32] -> HI_in
```

50. syscal1




SignalException(SystemCall)

```
PC -> Imem
PC + 4 -> NPC
NPC -> MUX

PC -> CP0
CAUSES - LIST_CAUSE -> CP0_CAUSE
STATUS << 5 -> STATUS

Øx4 -> MUX
MUX(Øx4) -> PC
```

51. teq



if GPR[rs] = GPR[rt] then
 SignalException(Trap)
endif

```
PC -> Imem
PC + 4 -> NPC
NPC -> MUX


0x4 -> MUX

Rs -> A
Rt -> B
Zero -> Rs - Rt == 0

if Zero:
    PC -> CP0
    CAUSES - LIST_CAUSE -> CP0_CAUSE
    STATUS << 5 -> STATUS
    MUX(0x4) -> PC

else:
    MUX(PC) -> PC
```

52. bgez




```
PC -> Imem
PC + 4 -> NPC
NPC -> MUX

Rs -> A
0 -> B
Rs - 0 -> result

Imem[15:0] || 00 -> EXT_18_sign
EXT_18_sign_out -> ADD_A
NPC -> ADD_B
ADD_A + ADD_B -> ADD_res

if S < 0:
    MUX(NPC) -> PC
else:
    MUX(ADD_res) -> PC
```

53. break



SignalException (Breakpoint)


```
PC -> Imem
PC + 4 -> NPC
NPC -> MUX

PC -> CP0
CAUSES - LIST_CAUSE -> CP0_CAUSE
STATUS << 5 -> STATUS

Øx4 -> MUX

MUX(Øx4) -> PC
```

54. div



```
q \leftarrow GPR[rs]_{31..0} \text{ div } GPR[rt]_{31..0}

LO \leftarrow q

r \leftarrow GPR[rs]_{31..0} \text{ mod } GPR[rt]_{31..0}

HI \leftarrow r
```

```
PC -> Imem
PC + 4 -> NPC
NPC -> PC

Rs -> DIVIDEND
Rt -> DIVISOR
Rs/Rt -> QUOTIENT
Rs%Rt -> REMAINDER
QUOTIENT -> HI_in
REMAINDER -> LO_in
```

三、模块建模

(该部分要求对实验中建模的所有模块进行功能描述,并列出各模块建模的 verilog 代码)

```
sccomp_dataflow.v 文件
module sccomp_dataflow(
    input clk_in,
    input reset,
    output [31:0] inst,
    output [31:0] pc,
```

```
output [31:0] result
);
wire [31:0] IMEM addr in;
wire [31:0] IMEM inst out;
wire DMEM ena;
wire DMEM_write;
wire DMEM read;
wire [31:0] DMEM addr in;
wire [31:0] DMEM addr in real;
wire [31:0] DMEM_data_in;
wire [31:0] DMEM_data_out;
wire [31:0] pc_out;
assign IMEM addr in = pc out - 32' h00400000;
assign DMEM_addr_in_real = (DMEM_addr_in_real - 32'h10010000)/4;
    assign pc = pc out;
assign inst = IMEM_inst_out;
IMEM Imem(
    . IMEM_addr_in(IMEM_addr_in[12:2]),
    .IMEM inst out (IMEM inst out)
    );
DMEM Dmem (
    .DMEM_clk(clk_in),
    .DMEM ena(DMEM ena),
    .DMEM write (DMEM write),
    .DMEM read (DMEM read),
    .DMEM_addr_in(DMEM_addr_in_real[10:0]),
    .DMEM_data_in(DMEM_data_in),
    .DMEM data out (DMEM data out)
    );
CPU single_cpu(
    .CPU clk(clk in),
    .CPU_inst_in(IMEM_inst_out),
    .CPU ena(1'b1),
    .CPU rst(reset),
    .DMEM_ena(DMEM_ena),
    .DMEM write (DMEM write),
```

```
.DMEM_read(DMEM_read),
        .DMEM_addr_in(DMEM_addr_in),
        .DMEM_data_in(DMEM_data_in),
        .DMEM data out (DMEM data out),
        .pc_out(pc_out),
        .result(result)
        );
endmodule
IMEM. v 文件
module IMEM(
    input [10:0] IMEM_addr_in,
    output [31:0] IMEM_inst_out
    );
    dist_mem_gen_0 IMEM_inst_coe( //实例化 IP 核, 导入指令的 coe 文件
        .a(IMEM_addr_in),
        .spo(IMEM_inst_out)
        );
endmodule
DMEM. v 文件
module DMEM(
    input DMEM_clk,
    input DMEM ena,
    input DMEM_write,
    input DMEM_read,
    input [10:0] DMEM_addr_in,
    input [31:0] DMEM_data_in,
    output [31:0] DMEM_data_out
    );
```

```
reg [31:0] DMEM_reg [1024:0] ;
    assign DMEM_data_out = (DMEM_ena && DMEM_read && !DMEM_write)?
DMEM reg[DMEM addr in] : 32'bz ;
    always @(posedge DMEM clk)
    begin
        if(DMEM_ena && DMEM_write && !DMEM_read)
        begin
            DMEM reg[DMEM addr in] <= DMEM data in ;</pre>
        end
    end
endmodule
CPU. v 文件
module CPU(
    input CPU_c1k,
    input CPU rst,
    input CPU ena,
    input [31:0] CPU_inst_in,
    input [31:0] DMEM_data_out,
    output DMEM_ena,
    output DMEM write,
    output DMEM read,
    output [31:0] DMEM addr in,
    output [31:0] DMEM_data_in,
    output [31:0] pc_out,
    output [31:0] result
    );
    wire add ena, addu ena,
          sub_ena, subu_ena,
          and_ena, or_ena, xor_ena, nor_ena,
          slt ena, sltu ena,
          sll_ena, srl_ena, sra_ena, sllv_ena, srlv_ena, srav_ena, //
          jr_ena,
```

```
addi ena, addiu ena,
          andi_ena, ori_ena, xori_ena,
          lw_ena, sw_ena,
          beq ena, bne ena,
          slti ena, sltiu ena,
          lui ena,
          j_ena, jal_ena;
    // ALU
    wire [31:0] A, B;
    wire N, Z, V, C;
    // wire [31:0] result;
    wire [4:0] alu_choose;
    // RegFile
    wire RF_write ;
    wire [31:0] RF Rd in ;
    wire [31:0] RF_Rs_out;
    wire [31:0] RF Rt out ;
    // PC
    wire [31:0] pc_in;
    /* NPC 路 */
    wire [31:0] NPC;
    assign NPC = pc_out + 4;
    //DMEM
    assign DMEM ena = (DMEM read | DMEM write)? 1'b1 : 1'b0 ;
    assign DMEM addr in = result ;
    assign DMEM_data_in = RF_Rt_out ;
    assign add ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b100000)? 1'b1 : 1'b0 ;
    assign addu ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b100001)? 1'b1 : 1'b0 ;
    assign sub_ena = (CPU_inst_in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b100010)? 1'b1 : 1'b0 ;
    assign subu_ena = (CPU_inst_in[31:26] == 6'b0 && CPU_inst_in[5:0] ==
6'b100011)? 1'b1 : 1'b0 ;
```

```
assign and ena = (CPU inst in[31:26] == 6'b0 \&\& CPU inst <math>in[5:0] ==
6'b100100)? 1'b1 : 1'b0 :
    assign or ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b100101)? 1'b1 : 1'b0 ;
    assign xor ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b100110)? 1'b1 : 1'b0 ;
    assign nor ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b100111)? 1'b1 : 1'b0 ;
    assign slt ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b101010)? 1'b1 : 1'b0 ;
    assign sltu ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b101011)? 1'b1 : 1'b0 ;
    assign s11_ena = (CPU_inst_in[31:26] == 6'b0 && CPU_inst_in[5:0] ==
6'b0)? 1'b1 : 1'b0 :
    assign sr1 ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b000010)? 1'b1 : 1'b0 ;
    assign sra_ena = (CPU_inst_in[31:26] == 6'b0 && CPU_inst_in[5:0] ==
6'b000011)? 1'b1 : 1'b0 :
    assign s11v ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b000100)? 1'b1 : 1'b0 ;
    assign srlv ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b000110)? 1'b1 : 1'b0 ;
    assign srav_ena = (CPU_inst_in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b000111)? 1'b1 : 1'b0 ;
    assign jr ena = (CPU inst in[31:26] == 6'b0 && CPU inst in[5:0] ==
6'b001000)? 1'b1 : 1'b0 ;
    assign addi_ena = (CPU_inst_in[31:26] == 6'b001000)? 1'b1 :1'b0 ;
    assign addiu ena = (CPU inst in[31:26] == 6'b001001)? 1'b1 :1'b0;
    assign and i ena = (CPU inst in[31:26] == 6'b001100)? 1'b1 :1'b0 ;
    assign ori ena = (CPU inst in[31:26] == 6'b001101)? 1'b1 :1'b0 ;
    assign xori ena = (CPU inst in[31:26] == 6'b001110)? 1'b1 :1'b0 ;
    assign lw_ena = (CPU_inst_in[31:26] == 6'b100011)? 1'b1 :1'b0 ;
    assign sw ena = (CPU \text{ inst in}[31:26] == 6'b101011)? 1'b1 :1'b0 ;
    assign beq_ena = (CPU_inst_in[31:26] == 6'b000100)? 1'b1 :1'b0 ;
    assign bne ena = (CPU inst in[31:26] == 6'b000101)? 1'b1 :1'b0 ;
    assign slti_ena = (CPU_inst_in[31:26] == 6'b001010)? 1'b1 :1'b0 ;
    assign sltiu ena = (CPU inst in[31:26] == 6'b001011)? 1'b1 :1'b0 ;
    assign lui_ena = (CPU_inst_in[31:26] == 6'b001111)? 1'b1 :1'b0 ;
    assign j_ena = (CPU_inst_in[31:26] == 6'b000010)? 1'b1 :1'b0 ;
    assign jal ena = (CPU inst in[31:26] == 6'b000011)? 1'b1 :1'b0 ;
```

```
assign alu_choose[4] = (jr_ena || addi_ena || addiu_ena || andi_ena
|| ori_ena || xori_ena || lw_ena || sw_ena ||
                     beq ena || bne ena || slti ena || sltiu ena ||
lui ena || j ena || jal ena)? l'bl :1'b0 ;
    assign alu_choose[3] = (slt_ena || sltu_ena || sll_ena || srl_ena ||
sra_ena || sllv_ena || srlv_ena || srav_ena ||
                     beq_ena || bne_ena || slti_ena || sltiu ena ||
lui ena || j ena || jal ena)? l'bl :1'b0 ;
    assign alu_choose[2] = (and_ena || or_ena || xor_ena || nor_ena ||
sra_ena | sllv_ena | srlv_ena | srav_ena |
                     ori_ena || xori_ena || 1w_ena || sw_ena || 1ui_ena
|| j_ena || jal_ena)? 1'b1 :1'b0 ;
    assign alu_choose[1] = (sub_ena || subu_ena || xor_ena || nor_ena ||
sll_ena || srl_ena || srlv_ena || srav_ena ||
                     addiu_ena || andi_ena || lw_ena || sw_ena ||
slti_ena || sltiu_ena || jal_ena)? 1'b1 :1'b0 ;
    assign alu_choose[0] = (addu_ena || subu_ena || or_ena || nor_ena ||
sltu_ena || srl_ena || sllv_ena || srav_ena||
                     addi_ena || andi_ena || xori_ena || sw_ena ||
bne ena | | sltiu ena | | j ena)? 1'b1 :1'b0 ;
    reg [4:0] RsC, RtC, RdC;
    reg [4:0] shamt;
    reg [15:0] immediate;
    reg [25:0] j address;
    always @(*)
    begin
        RsC <= (add ena | addu ena | sub ena | subu ena | and ena |
or_ena | | xor_ena | | nor_ena | | slt_ena | | sltu_ena | | sllv_ena | | srlv_ena
srav_ena || jr_ena || addi_ena || addiu_ena || andi_ena
|| ori_ena || xori_ena || lw_ena || sw_ena || beq_ena || bne_ena ||
slti ena |
                sltiu_ena)? CPU_inst_in[25:21] : 5'bz ;
    end
```

```
always @(*)
    begin
        RtC <= (add ena | | addu ena | | sub ena | | subu ena | | and ena | |
or_ena || xor_ena || nor_ena || slt_ena || sltu_ena || sl1_ena || sr1_ena
sra_ena || sllv_ena || srlv_ena || srav_ena || sw_ena ||
beq_ena | bne_ena )? CPU_inst_in[20:16] : 5'bz ;
    end
    always @(*)
    begin
        RdC <= (add_ena | addu_ena | sub_ena | subu_ena | and_ena |
or_ena | | xor_ena | | nor_ena | | slt_ena | | sltu_ena | | sl1_ena | | sr1_ena
sra ena || sllv ena || srlv ena
CPU_inst_in[15:11] : (( addi_ena || addiu_ena || andi_ena || ori_ena ||
xori ena ||
                              slti_ena | sltiu_ena | lui_ena)?
                lw ena
CPU_inst_in[20:16] : (jal_ena? 5'b11111 : 5'bz));
    always @(*)
    begin
        shamt \leq (s11 ena \mid | sr1 ena \mid | sra ena)? CPU inst in[10:6] :
5'bz;
    end
    always @(*)
    begin
        immediate <= (addi_ena || addiu_ena || andi_ena || ori_ena ||
xori ena | lw ena | sw ena | beq ena | bne ena | slti ena | sltiu ena
                      lui_ena)? CPU_inst_in[15:0] : 16'bz ;
    end
    always @(*)
    begin
        j address <= (j ena || jal ena)? CPU inst in[25:0] : 26'bz ;
    end
    wire [31:0] EXT_1_out ;
```

```
wire [31:0] EXT 2 out;
    wire [31:0] EXT_3_out ;
    wire [31:0] EXT_4_out;
    wire [31:0] EXT 5 out;
    wire [31:0] EXT 6 out;
    wire [4:0] EXT_ena;
    assign EXT ena[0] = (slt ena | | sltu ena | | slti ena | | sltiu ena)?
1'b1 : 1'b0 ;
    assign EXT_ena[1] = (s11_ena | | sr1_ena | | sra_ena)? 1'b1 : 1'b0 ;
    assign EXT_ena[2] = (addi_ena || addiu_ena || 1w_ena || sw_ena ||
slti ena | sltiu ena)? 1'b1 : 1'b0 ;
    assign EXT_ena[3] = (andi_ena || ori_ena || xori_ena || 1ui_ena)?
1'b1 : 1'b0 ;
    assign EXT_ena[4] = (beq_ena | | bne_ena)? 1'b1 : 1'b0 ;
    assign EXT_1_out = (slt_ena || sltu_ena || slti_ena || sltiu_ena)?
{31'b0, result[0]} : 32'bz;
    assign EXT_2_out = (s11_ena | | sr1_ena | | sra_ena)? {27'b0, shamt} :
32' bz :
    assign EXT_3_out = (addi_ena || addiu_ena || lw_ena || sw_ena ||
slti ena | | sltiu ena)? {{16{immediate[15]}}}, immediate} : 32'bz;
    assign EXT 4 out = (andi ena | ori ena | xori ena | lui ena)?
{16'b0, immediate} : 32'bz;
    assign EXT_5_out = (beq_ena || bne_ena)? {{14{immediate[15]}}},
immediate, 2'b0} : 32'bz;
    wire GET_ena ;
    wire [31:0] GET_out;
    assign GET_ena = (j_ena || jal_ena)? 1'b1 : 1'b0 ;
    assign GET out = (GET ena)? {pc out[31:28], j address, 2'b0} :
32'bz;
    assign DMEM read = (1w ena)? 1'b1 : 1'b0 ;
    assign DMEM write = (sw ena) ? 1'b1 : 1'b0 ;
```

```
wire MUX_A_ena ;
    wire MUX_B_ena ;
    wire MUX PC ena ;
    wire [31:0] MUX_A_out ;
    wire [31:0] MUX_B_out;
    wire [31:0] MUX PC out;
    assign pc in = MUX PC out ;
    assign MUX_A_ena = (s11_ena | | sr1_ena | | sra_ena)? 1'b1 : 1'b0 ;
    assign MUX_A_out = (MUX_A_ena)? EXT_2_out : ((sllv_ena || srlv ena
| | srav_ena)? {27'b0 , RF_Rs_out[4:0]} : RF_Rs_out);
    assign MUX_B_ena = (addi_ena || addiu_ena || andi_ena || ori_ena ||
xori ena || 1w ena || sw ena ||
                        slti ena | sltiu ena | lui ena)? 1'b1: 1'b0;
    assign MUX_B_out = (MUX_B_ena)? ((andi_ena || ori_ena || xori_ena ||
lui ena)? EXT 4 out : EXT 3 out) : RF Rt out ;
    assign A = MUX\_A\_out;
    assign B = MUX_B_{out};
    assign MUX_PC_ena = (jr_ena || beq_ena || bne_ena || j_ena || jal_ena)?
1'b1 : 1'b0 ;
    assign beq_bne_ena = beq_ena ? 1'b1 : ((bne_ena)? 1'b0 : 1'b1);
    assign MUX PC out = (MUX PC ena)? ((j ena | jal ena)? GET out :
((jr_ena)? RF_Rs_out : (beq_bne_ena)? NPC : NPC + EXT_5_out)): NPC ;
    wire MUX_1_ena ;
    wire MUX 2 ena ;
    wire MUX_3_ena ;
    wire [31:0] MUX_1_out;
    wire [31:0] MUX 2 out;
    wire [31:0] MUX_3_out ;
    assign MUX_1_ena = (add_ena || addu_ena || sub_ena || subu_ena ||
and ena | or ena | xor ena | nor ena |
```

```
sll_ena || srl_ena || sra_ena || sllv_ena ||
srlv_ena || srav_ena || lui_ena || addi_ena ||
                        addiu_ena | andi_ena | ori_ena | xori_ena)?
1'b1 : 1'b0 ;
    assign MUX 2 ena = (jal ena)? 1'b1 : 1'b0 ;
    assign MUX_3_ena = (!1w_ena)? 1'b1 : 1'b0 ;
    assign MUX 1 out = (MUX 1 ena)? result : EXT 1 out ;
    assign MUX_2_out = (MUX_2_ena)? pc_out + 8 : MUX_3_out ;
    assign MUX_3_out = (MUX_3_ena)? MUX_1_out : DMEM_data_out ;
    assign RF_Rd_in = MUX_2_out;
    assign RF_write = (jr_ena || sw_ena || beq_ena || bne_ena || j_ena) ?
1'b0 : 1'b1 ;
    ALU Alu(
       . A(A),
       .B(B),
       .alu_choose(alu_choose),
       .result (result),
       .N(N),
       Z(Z),
       .V(V),
       .C(C)
       );
    RegFile Regfile(
       .RF c1k(CPU c1k),
                                 //时 锟脚猴拷
       .RF_rst(CPU_rst),
                                 // 锟脚猴拷
       .RF ena(CPU ena),
                                     //使
                                           锟脚猴拷
       .RF_write(RF_write),
                                 //锟侥达拷
                                                写 锟脚猴拷
                                 //Rs 址
       .RsC(RsC),
       .RtC(RtC),
                                       址
                                 //Rt
       . RdC (RdC),
                                 //Rd 址
       .RF_Rd_in(RF_Rd_in),
                                 //Rd 写
```

endmodule

```
ALU. v 文件
```

```
module ALU(
   input [31:0] A,
   input [31:0] B,
   input [4:0] alu choose,
   output reg [31:0] result,
   output N,
   output Z,
   output V,
   output C
   );
   // 设置四个标志位
   assign N = result[31];
   assign Z = (result == 32'b0)? 1 : 0 ;
   assign V = result[32];
   assign C = result[32];
   //ALU 分流表 所有指令都包含在其中
   parameter ADD = 5'b00000;
   parameter ADDU = 5'b00001;
   parameter SUB = 5'b00010;
   parameter SUBU = 5'b00011;
   parameter AND = 5'b00100;
```

```
parameter OR = 5'b00101;
parameter XOR = 5'b00110;
parameter NOR = 5'b00111;
parameter SLT = 5'b01000;
parameter SLTU = 5'b01001;
parameter SLL = 5'b01010;
parameter SRL = 5'b01011;
parameter SRA = 5'b01100;
parameter SLLV = 5'b01101;
parameter SRLV = 5'b01110;
parameter SRAV = 5'b01111;
parameter JR = 5'b10000;
parameter ADDI = 5'b10001;
parameter ADDIU= 5'b10010:
parameter ANDI = 5'b10011;
parameter ORI = 5'b10100;
parameter XORI = 5'b10101;
parameter LW = 5'b10110:
parameter SW = 5' b10111;
parameter BEQ = 5'b11000;
parameter BNE = 5'b11001;
parameter SLTI = 5'b11010;
parameter SLTIU= 5'b11011;
parameter LUI = 5'b11100;
parameter J
              = 5' b11101;
parameter JAL = 5'b11110;
//实现无符号数 有符号化
wire signed [31:0] signA , signB;
assign signA = A;
assign signB = B;
//实现 ALU 的分流
always @(*)
begin
   case (alu_choose)
       ADD :
           begin
               result <= signA + signB;
           end
       ADDU :
           begin
               result \le A + B;
            end
```

```
SUB :
    begin
        result <= signA - signB ;
    end
SUBU:
    begin
        result \langle = A - B ;
    end
AND :
    begin
    result \leq A & B ;
    end
OR :
   begin
    result \langle = A \mid B;
    end
XOR :
    begin
    result \langle = A \hat{B} ;
    end
NOR :
    begin
        result \langle = (A \mid B) ;
    end
SLT :
    begin
       result <= (signA < signB)? 32'b1 : 32'b0 ;
    end
SLTU:
    begin
    result \langle = (A < B)? 32'b1 : 32'b0 ;
    end
SLL:
    begin
        result \leq B \leq A;
    end
SRL:
    begin
        result \langle = B \rangle \rangle A;
    end
SRA:
    begin
        result \langle = signB \rangle \rangle A;
    end
```

```
SLLV:
    begin
        result \langle = B \langle \langle A \rangle;
    end
SRLV:
    begin
        result \langle = B \rangle \rangle A;
    end
SRAV:
    begin
    result <= signB >>> A ;
    end
JR :
   begin
    end
ADDI :
    begin
    result <= signA + signB ;
    end
ADDIU:
    begin
    result <= signA + signB ;
    end
ANDI :
    begin
        result <= A & B;
    end
ORI :
    begin
        result <= A | B;
    end
XORI :
    begin
    result \langle = A \hat{B} ;
    end
LUI :
    begin
        result <= \{ B[15:0], 16'b0 \} ;
    end
LW :
    begin
    end
SW:
    begin
```

```
end
             BEQ :
                 begin
                 end
             BNE :
                 begin
                 end
             SLTI:
                 begin
                      result <= (signA < signB)? 32'b1 : 32'b0 ;
                 end
             SLTIU:
                 begin
                      result <= (A < B)? 32'b1 : 32'b0 ;
                 \quad \text{end} \quad
             J :
                 begin
                 end
             JAL :
                 begin
                 end
             default:
                 result \langle = A + B ;
        endcase
    end
endmodule
RegFile.v 文件
module RegFile(
    input RF_c1k,
    input RF rst,
    input RF_ena,
    input RF_write,
    input [4:0] RsC,
    input [4:0] RtC,
    input [4:0] RdC,
    input [31:0] RF_Rd_in,
    output [31:0] RF_Rs_out,
```

```
output [31:0] RF Rt out
);
// 定义寄存器堆
reg [31:0] RF Regfiles [31:0];
//使能信号为高电平时,
                         将对应寄存器数据输出
assign RF_Rs_out = (RF_ena)? RF_Regfiles[RsC] : 32'bz ;
assign RF Rt out = (RF ena)? RF Regfiles[RtC] : 32'bz ;
//初始化寄存器堆
always @(posedge RF rst)
begin
    RF Regfiles[0] \le 32'b0;
    RF Regfiles[1] \langle = 32'b0 \rangle;
    RF Regfiles[2] \langle = 32'b0 :
    RF_Regfiles[3] \le 32'b0;
    RF Regfiles [4] \le 32' b0;
    RF Regfiles[5] \langle = 32'b0 \rangle;
    RF_Regfiles[6] \le 32'b0;
    RF Regfiles[7] \langle = 32'b0 \rangle;
    RF Regfiles[8] \langle = 32'b0 \rangle;
    RF Regfiles[9] \langle = 32'b0 \rangle;
    RF Regfiles[10] <= 32'b0;
    RF Regfiles[11] <= 32'b0;
    RF Regfiles[12] <= 32'b0;
    RF Regfiles[13] <= 32'b0;
    RF Regfiles[14] <= 32'b0;
    RF_Regfiles[15] \le 32'b0;
    RF Regfiles[16] <= 32'b0;
    RF Regfiles[17] \langle = 32'b0 \rangle;
    RF Regfiles [18] \le 32' b0;
    RF_Regfiles[19] \le 32'b0;
    RF_Regfiles[20] \leftarrow 32'b0;
    RF Regfiles[21] <= 32'b0;
    RF_Regfiles[22] \leftarrow 32'b0;
    RF Regfiles [23] \le 32'b0;
    RF_Regfiles[24] \leftarrow 32'b0;
    RF Regfiles[25] <= 32'b0;
    RF Regfiles[26] <= 32'b0;
    RF_Regfiles[27] \leftarrow 32'b0;
    RF Regfiles[28] <= 32'b0;
    RF_Regfiles[29] \leftarrow 32'b0;
    RF Regfiles[30] <= 32'b0;
```

```
RF_Regfiles[31] \leftarrow 32'b0;
   end
   // 在时钟上升沿来临时, 写入数据
   always @(posedge RF_c1k)
   begin
       if(RF_ena && RF_write)
       begin
           if(RdC != 0)
           begin
               RF_Regfiles[RdC] <= RF_Rd_in ;</pre>
           end
       end
   end
endmodule
PC.v 文件
module PC(
   input pc clk,
   input pc_rst,
   input pc_ena,
   input [31:0] pc_in, //下一条要执行的指令
   output [31:0] pc_out //当前要执行的指令
   );
   // 设置 PC 寄存器
   reg [31:0] pc_reg = 32'h00400000;
   // 读出要执行的指令
   assign pc_out = (pc_ena)? pc_reg : 32'bz ;
   // 复位信号上升沿时,恢复原值
   always @(posedge pc_rst)
   begin
       if (pc_ena)
       begin
           pc_reg <= 32'h00400000 ;
       end
```

```
end
```

```
// 时钟信号上升沿时,写入下一条要执行的指令
always @(posedge pc_clk)
begin
    if(pc_ena)
    begin
    pc_reg <= pc_in ;
    end
end
endmodule
```

四、测试模块建模

(要求列写各建模模块的 test bench 模块代码)

```
module CPU_before_simulation_tb;
    reg clk;
    reg rst;
    wire [31:0] inst;
    wire [31:0] pc;
    reg [31:0] cnt;
    wire [31:0] result;
    integer file_open;
    initial
    begin
        c1k = 1'b0;
        rst = 1'b1;
        cnt = 0;
        #10
        rst = 1'b0;
        c1k = 1'b0;
        repeat (1000)
```

```
#10 c1k = ^c1k;end
```


```
always @ (posedge clk) begin
        cnt <= cnt + 1'b1;
        file open =
                        $fopen("D:\\31 SingleCPU\\31 real output.txt",
"a+");
        $fdisplay(file open, "OP: %d", cnt);
        $fdisplay(file open, "Instr addr = %h", sc inst.inst);
                                        "$zero
                                                                      %h",
        $fdisplay(file open,
sc inst. single cpu. Regfile. RF Regfiles[0]);
        $fdisplay(file_open,
                                     "$at
                                                                      %h",
sc_inst.single_cpu.Regfile.RF_Regfiles[1]);
        $fdisplay(file open,
                                     "$v0
                                                                      %h",
sc inst.single cpu.Regfile.RF Regfiles[2]);
        $fdisplay(file_open,
                                                                      %h",
                                     "$v1
sc inst. single cpu. Regfile. RF Regfiles[3]);
        $fdisplay(file open,
                                     "$a0
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[4]);
        $fdisplay(file open,
                                     "$a1
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[5]);
        $fdisplay(file open,
                                     "$a2
                                                                      %h",
                                                              =
sc_inst.single_cpu.Regfile.RF_Regfiles[6]);
        $fdisplay(file open,
                                     "$a3
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[7]);
        $fdisplay(file open,
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[8]);
        $fdisplay(file_open,
                                     "$t1
                                                                      %h",
sc_inst.single_cpu.Regfile.RF Regfiles[9]);
        $fdisplay(file open,
                                     "$t2
                                                                      %h",
                                                              =
sc inst. single cpu. Regfile. RF Regfiles[10]);
        $fdisplay(file open,
                                     "$t3
                                                                      %h",
sc_inst. single_cpu. Regfile. RF_Regfiles[11]);
        $fdisplay(file open,
                                     "$t4
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[12]);
        $fdisplay(file open,
                                     "$t5
                                                                      %h",
sc_inst. single_cpu. Regfile. RF_Regfiles[13]);
                                                                      %h",
        $fdisplay(file open,
                                     "$t6
sc inst. single cpu. Regfile. RF Regfiles[14]);
        $fdisplay(file open,
                                     "$t7
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[15]);
        $fdisplay(file_open,
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[16]);
```

```
$fdisplay(file open,
                                     "$s1
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[17]);
        $fdisplay(file open,
                                     "$s2
                                                                      %h",
sc_inst.single_cpu.Regfile.RF Regfiles[18]);
        $fdisplay(file open,
                                     "$s3
                                                                      %h",
                                                               =
sc inst. single cpu. Regfile. RF Regfiles[19]);
        $fdisplay(file open,
                                     "$s4
                                                                      %h".
sc_inst.single_cpu.Regfile.RF_Regfiles[20]);
        $fdisplay(file open,
                                     "$s5
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[21]);
        $fdisplay(file open,
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles [22]);
                                     "$s7
        $fdisplay(file_open,
                                                                      %h",
sc_inst. single_cpu. Regfile. RF_Regfiles[23]);
        $fdisplay(file open,
                                     "$t8
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[24]);
        $fdisplay(file_open,
                                                                      %h",
                                     ″$t9
sc inst. single cpu. Regfile. RF Regfiles [25]);
        $fdisplay(file open,
                                     "$k0
                                                                      %h",
sc_inst.single_cpu.Regfile.RF_Regfiles[26]);
        $fdisplay(file open,
                                     "$k1
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles [27]);
        $fdisplay(file open,
                                     "$gp
                                                                      %h",
sc_inst.single_cpu.Regfile.RF_Regfiles[28]);
        $fdisplay(file open,
                                     "$sp
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[29]);
        $fdisplay(file open,
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles [30]);
        $fdisplay(file_open,
                                                                      %h",
sc inst. single cpu. Regfile. RF Regfiles[31]);
        $fdisplay(file open, "$pc
                                       = \%h\n'', sc inst.pc);
        $fclose(file open);
    end
    sccomp dataflow sc inst(
        .clk in(clk),
        . reset (rst),
        .inst(inst),
        .pc(pc),
        . result (result)
    );
```

五、实验结果


(该部分可截图说明,要求 logisim 逻辑验证图、modelsim 仿真波形图、以及下板后的实验结果贴图(实验步骤中没有下板要求的实验,不需要下板贴图))


前仿真:











后仿真:



下板:

