

AXP2101 Single Cell NVDC PMU with E-gauge

1. Features

- 3.9V–5.5V Input Operating Range and Support single Cell Battery
- Battery fuel gauge: Egauge 3.0
- Support TWSI(Two Wire Serial Interface) and RSB(Reduced Serial Bus)
- 100mA-1A Linear charger, CV accuracy +/-0.5%
- Single input to support USB input
- High battery discharge efficiency with 50 mohm battery discharge MOSFET up to 4A
- High integration includes all MOSFETS, current sensing and loop compensation
- Power off current <20uA(BATFET off、RTCLDO output on)
- 4 DCDC

DCDC1:1.5~3.4V, IMAX=2A

DCDC2: 0.5~1.2V, 1.22~1.54V, IMAX=2A

DCDC3: 0.5~1.2V, 1.22~1.54V, 1.6~3.4V, IMAX=2A

DCDC4:0.5~1.2V, 1.22~1.84V,IMAX=1.5A,for DDR;

11 LDOS

RTCLDO1~2: 1.8V/2.5V/3V/3.3V, 30mA; Support RTCLDO1 supplied by backup battery(button battery)

ALDO1~4: analog LDO,0.5~3.5V, 0.1V/step, IMAX=300mA,

ALDO3 AND ALDO4 are low noise LDO

BLDO1~2: analog LDO,0.5~3.5V, 0.1V/step,

IMAX=300mA, high PSRR LDO

CPUSLDO: for CPUs, 0.5~1.4V, IMAX=30mA
DLDO1~2: analog LDO or power switch, 0.5~3.5V/
0.5~1.4V, IMAX=300mA

- startup sequence and default voltage of DCDC/LDO setting
- Protection

Input Over-Voltage Protection

Battery Thermistor Sense Hot/Cold Charge

Suspend

Programmable Safety Timer for Charger

Die Therma Balance for Charger

Thermal Shutdown

DCDC Over-Voltage/Under-Voltage

protection

2. Applications

• SDV, Car DVR, IPC, smart doorbell, smart speaker

3. Description

AXP2101 is a highly integrated power management IC(PMIC) targeting at single cell Li-battery(Li-ion or Li-polymer) applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for multi-core processors to meet the complex and accurate requirements of power control.


AXP2101 supports Linear charge. Besides, it supports 15 channel power outputs which include 4 channel DC-DC and 11 channel LDO. To ensure the security and stability of the system, AXP2101 provides multiple channels 14-bit ADC for voltage/temperature monitor and integrates protection circuits such as over-voltage protection(OVP), over-current protection(OCP) and over-temperature protection(OTP). Moreover, AXP2101 features a unique E-Gauge™(Fuel Gauge) system, making power gauge easy and exact.

AXP2101 supports TWSI and RSB for system to dynamically adjust output voltages, charge current and configurate interrupt condition.

Device Information

| | A1V | |
|-------------|---------|-----------|
| Part Number | Package | Body Size |
| AXP2101 | QFN-40 | 5mm * 5mm |

Simplified Application Diagram



深圳桁靠街鄉村



4. Revision History

| Revision | Date | Description |
|----------|---------------|-----------------|
| V 0.1 | April 28,2019 | Initial version |
| | | |

FRIMITY TO WHITE THE STATE OF T

THE THE PARTY OF T

THE THE STATE OF THE PARTY OF T 操制指指指数据接接棒 A SHIP TO BE A STATE OF THE STA 操制情報機能

White Kille Va almondering Revision 0.1




Contents

| 1. Features. 2. Applications. 3. Description. 4. Revision History. 5. Pin Configuration and Functions | 2 |
|--|-----------------------|
| Description Revision History | 2 |
| 4. Revision History | 2 |
| | |
| | 4 |
| | |
| 6. Specifications | |
| 6.1 Absolute Maximum Ratings ⁽¹⁾ | |
| 6.2 ESD Ratings | 6 |
| 6.3 Recommended Operating Conditions | 6 |
| 6.4 Thermal Information | 6 |
| 7. Detail Description | 7 |
| 7.1 Overview | 7 |
| 6.3 Recommended Operating Conditions 6.4 Thermal Information 7. Detail Description 7.1 Overview 7.3 Serial Interface Communication | 9 |
| 7.4 Power Path | 9, |
| 7.5 Power On/Off and reset | |
| 7.5.1 Power on reset(POR) | 9 |
| 7.5.2 Tower up from B/11 | |
| 7.5.3 Power up from VBUS | |
| 7.5.4 System power on/off management | |
| 7.6 Multi-Power Outputs | 13 |
| 7.7 Charger | 14 |
| 7.7.1 Characteristics | 14 |
| 7.7.2 Charging condition | 14 |
| 7.7.3 Charging process | 14 |
| 7.7.4 Charging protection | 15 |
| 7.7.5 Charging indication | 17 |
| 7.8 BATFET | 18 |
| 7.9 RBFET | 18 |
| 7.10 ADC | 18 |
| 7.10 ADC | |
| 7.12 IRQ /BACKUP | 19 |
| 7.12.1 IRQ | 19 |
| 7.12.2 BACKUP | 19 |
| 8. Register | 19 |
| 8.1 Register List | 19 |
| 8.2 Register Description | 21 |
| 10 Package and Ordering Information | 48 |
| 10.1 Package Information | 48 |
| 10.2 Marking information | 48 |
| 10.3 Carrier | 48 |
| 10.4 Storage | 49 |
| 10.2 Marking information 10.3 Carrier 10.4 Storage 10.5 Baking | 50 |
| 10. Reflow Profile | 50 |
| Revision 0.1 Copyright © 2019 X-Powers Limited. All Rights Reserved | 143 |
| · 秦州 | - (* * *) |



5. Pin Configuration and Functions



Pin Description

| | | do | | Pin Description |
|-----|----|-----------------|----------|--|
| | NO | Pin Name | Туре | Description |
| | 1 | CHGLED | AO | Charge status output to indicate various charger operation. |
| X 1 | 2 | VREF | P | Internal reference voltage |
| | 3 | GND | Al A | Analog ground for interrupt analog and digital circuits. |
| | 4 | FB3 | P | DCDC3 feedback pin |
| | 5 | LX3 | P | Inductor pin for DCDC3 |
| | 6 | VIN3 | Р | DCDC3 input source |
| | 7 | VIN4 | Р | DCDC4 input souce |
| | 8 | LX4 | Р | Inductor pin for DCDC4 |
| | 9 | FB4 | Р | DCDC4 feedback pin and Switch input source |
| | 10 | CPULDOS | Р | Output pin of CPULDOS |
| | 11 | DLDO2/DC4S W | DO | Output pin of DLDO2, and can be configured as the Output pin of DC4SW. |
| | 12 | BLDO1 | Р | Output pin of BLDO1 |
| | 13 | BLDOIN | Р | BLDO input source |
| \$1 | 14 | BLDO2 | P | Output pin of BLDO2 |
| | | | - X-7- | NOTE: |



| < | Powe | rs en | | April,28, |
|------|--|---|--|--|
| SX, | 15 | ALDO4 | P | Output pin of ALDO4 |
| | 16 | ALDO3 | P | Output pin of ALDO3 |
| | 17 | ALDOIN | P | ALDO input source |
| | 18 | ALDO1 | (P) | Output pin of ALDO1 |
| | 19 | ALDO2 | Р | Output pin of ALDO2 |
| | 20 | DLDO1/DC1S | Р | Output pin of DLDO1,and can be configured as the Output pin |
| | 20 | W | | of DC1SW |
| | 21 | FB1 | Р | DCDC1 feedback pin |
| | 22 | LX1 | Р | Inductor pin for DCDC1 |
| | 23 | VIN1 | Р | DCDC1 input source |
| | 24 | VIN2 | Р | DCDC2 input source |
| | 25 | LX2 | Р | Inductor pin for DCDC2 |
| | 26 | FB2 | Al | DCDC2 feedback pin |
| | 27 | VBackup | Р | input pin of backup battery |
| | 28 | VRTC | P | RTC power output |
| 4 | 29 | PWROK | DIO 💉 | Power good indication output |
| | 30 | PWRON | DIØ | Power On-Off key input, Internal 100k pull up to VINT |
| | | | ************************************** | Temperature qualification voltage input. |
| | | | | Connect a negative temperature coefficient thermistor from TS |
| | 24 | TS | AI | to GND. |
| | 31 | | | A current source is injected to TS pin and convert TS voltage to |
| | | | | a digital code. Charging suspends when TS pin is out of range. |
| | | | | Besides, TS can be connected to external input signal. |
| | | | | Output pin of GPIO1 and can be configed to RTCLDO or |
| | 32 | GPIO1 | DIO | FB5 of DCDC5 |
| | | .oilda. | | Battery connection point. |
| | 33 | BAT | Р | The internal BATFET is connected between BAT and SYS. |
| | TO SERVICE SER | | | Connect a 1uF capacitor closely to the BAT pin. |
| . ×. | * | | ^ | System connection point. |
| A. | | | **** | The internal BATFET is connected between BAT and SYS. When |
| | 34 | VSYS | P AND | the battery falls below the minimum system voltage, |
| | | | SEXIII TO | switch-mode converter keeps SYS above the minimum system |
| | | | 11, | voltage. Connect two 22uF capacitors closely to the SYS pin. |
| | 35 | SW | Р | Inductor pin for buck |
| | 36 | VMID | Р | VMID Power output |
| | 37 | VBUS | Р | Vbus input |
| | | | | Open-drain interrupt Output. |
| | | | | Connect the IRQ to a logic rail via a 4.7kΩ resistor. The IRQ pin |
| | 38 | IRQ | DIO | sends a low level signal to host to report charger device status |
| | | dehil | | and fault. Will |
| | 39 _// | SCK | DI | Data pin for serial interface, need a 2.2KΩ Pull High. |
| | 40 | SDA | DIO | Clock pin for serial interface, need a 2.2KQ Pull High. |
| . 34 | ĚΡ | EP | GND | Exposed Pad, need to be connected to system ground |
| X | 7 | _ ·- | | A process of potential and a process of proc |



6. Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

Over operating free-air temperature range(unless otherwise noted)

| SYMBOL | DESCRIPTION | MIN | MAX | UNIT |
|--|--|-------|----------|------------------------|
| VBUS | | -0.3 | 12 | V |
| Others pin (exp vbus,pgnd, | Valta as we as a furth reserved to CND | -0.3 | 7 | V |
| gnd) | Voltage range(with respect to GND) | -0.3 | 7 | V |
| PGND to GND | | -0.3 | 0.3 | V |
| Ta "dchill | Operating Temperature Range | -40 | ,dchi185 | $^{\circ}\!\mathbb{C}$ |
| T _J | Junction Temperature Range | -40 | 125 | $^{\circ}\!\mathbb{C}$ |
| Ts Piv | Storage Temperature Range | -65 | 150 | $^{\circ}\!\mathbb{C}$ |
| T _{LEAD} | Maximum Soldering Temperature (at leads, | A A A | 30 | $^{\circ}\!\mathbb{C}$ |
| White the state of | 10sec) (10sec) | | | |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | VALUE | UNIT |
|------------------|--|-------|------|
| | Human body model(HBM) ⁽¹⁾ | ±4000 | V |
| V _{ESD} | Charged device model(CDM) ⁽²⁾ | ±750 | V |

⁽¹⁾ Reference:ESDA/JEDEC JS-001-2014. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| SYMBOL | DESCRIPTION | E HILL | MIN | MAX | UNIT |
|------------------|---------------------|--------|-----|-----|-------|
| V _{IN} | Input voltage(VBUS) | | 3.9 | 5.5 | THE V |
| I _{IN} | Input current(VBUS) | | | 2 | Α |
| I _{SYS} | Output current | | | 2 | Α |
| V_{BAT} | Battery voltage | | | 4.4 | V |
| I _{BAT} | charging current | | | 1 | Α |

6.4 Thermal Information

| | Thermal Metric ⁽¹⁾ | VALUE | UNIT |
|---------------|--|-------|------|
| θ_{JA} | Junction-to-ambient thermal resistance | 30 | |
| θ_{JB} | Junction-to-board thermal resistance | 10.8 | °C/W |
| θ_{JC} | Junction-to-case(top) thermal resistance | 22.8 | |

⁽¹⁾Thermal metrics are calculated refer to JEDEC document JESD51.

⁽²⁾ Reference ESDA/JEDEC JS-002-2014. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7. Detail Description

7.1 Overview

AXP2101 is a highly integrated power management IC(PMIC) targeting at single cell Li-battery(Li-ion or Li-polymer) applications that require multi-channel power conversion outputs. It provides an easy and flexible power management solution for multi-core processors to meet the complex and accurate requirements of power control. AXP2101 supports 100mA-1A Linear charge. Besides, it supports 15 channel power outputs which include 4 channel DC-DC and 11 channel LDO. To ensure the security and stability of the system, AXP2101 provides multiple channels 16-bit ADC for voltage/temperature monitor and integrates protection circuits such as over-voltage protection(OVP), over-current protection(OCP) and over-temperature protection(OTP). Moreover, AXP2101 features a unique E-Gauge™(Fuel Gauge) system, making power gauge easy and exact.


AXP2101 supports TWSI and RSB for system to dynamically adjust output voltages, charge current and configurate interrupt condition.

AXP2101 is available in 5mm x 5mm 40-pin QFN package.

Filling to the state of the sta

7







7.3 Serial Interface Communication

AXP2101 supports TWSI protocol and performs as a TWSI slave device with default address 0x68/0x69. When AXP2101 powers on, SCK/SDA pin of TWSI will be pulled up to IO Power and then Host can adjust and monitor AXP2101 with rich feedback information.

Besides, AXP2101 supports RSB for Allwinner platform with address 0x01D1 or 0x0273 by customer.

Note: "Host" here refers to system processor.

7.4 Power Path

VBUS as the charger input, connecting to VSYS pin through a Linear charger, provides power to system and charges battery through BATFET. Charge current can be adjusted automatically according to the feedback current which is detected with an internal resistor. When system current(I_{SYS}) changes, the detected current will change, and then the current change signal will feed back to charge loop to adjust the charge current to the setting value.

When battery voltage is above V_{SNS} , BATFET is turned on and PMU enters supplement mode. When in supplement mode, if the discharge current is lower than 1A, PMU controls the voltage(V_{DS}) between system and battery and keeps V_{DS} at 30mV to avoid entering and exiting supplement mode repeatedly. As discharge current increases, PMU adjusts BATFET to be fully on and V_{DS} increases linearly. If an adapter is not inserted, system current is provided only by battery. At this time, BATFET is at fully on state.

7.5 Power On/Off and reset

7.5.1 Power on reset(POR)

AXP2101 is powered from the higher voltage between VBUS and BAT. When VBUS voltage(V_{VBUS}) is higher than V_{VBUS_UVLOZ} or BAT voltage(V_{BAT}) is higher than V_{BAT_UVLOZ} , the sleep comparator, battery depletion comparator and BATFET driver are active. All registers are reset to the default value. TWSI communication is active and Host can communicate with PMU.

7.5.2 Power up from BAT

If only battery is present and V_{BAT} is higher than depletion threshold(V_{BAT_DPLZ}), BATFET, connecting battery to system, is off by default and need to be turned on by pressing the PWRON key or inserting an adapter.

7.5.3 Power up from VBUS

When VBUS is inserted, PMU detects the input voltage to start up the reference voltage and the bias circuit. When V_{VBUS} is higher than V_{VBUS_UVLOZ} , the VBUS insertion IRQ is sent and the register bit reg49H[7] is set to 1 to indicate VBUS is inserted. Then PMU detects the input source whether it is good or not. If Vbus is good, the RBFET is open and Vsys is working.



7.5.3.1 Good source condition

PMU needs to check the current capability of the input source. Only when the input source meets the following requirements can it start the buck converter.

- a. VBUS voltage lower than $\ensuremath{V_{\text{ACOV}}}$
- b. VBUS voltage higher than V_{VBUSMIN} when pulling I_{BADBUS}(typical 30mA)

Once the input source meets the requirements above, the register bit reg00H[5](VBUS_GD) is set to 1 to indicate the input source is good.

7.5.3.3 Set input voltage limit(V_{INDPM})

AXP2101 supports wide range of input voltage(3.9 V^5 .5V). V_{INDPM} can be set through reg15H[3:0]. The range of V_{INDPM} is from 3.88V to 5.08V and the step is 80mV.

When VBUS voltage reaches V_{INDPM} , the charge current will decrease automatically until the current is zero. If I_{SYS} is over the input power supply capability, V_{SYS} will drop. If V_{BAT} is above V_{SYS} , PMU will enter the supplement mode.

7.5.4 System power on/off management

PMU has power off and power on status. When at off state, all voltage outputs are turned off except RTCLDO . At this time, the total power consumption is typically 25uA.

7.5.4.1. Power on-off Key (POK)

EN/PWRON pin can be configured as PWRON pin or EN pin by customization. The default is PWRON pin. The Power on-off Key (POK) can be connected between PWRON pin and GND of AXP2101. AXP2101 can automatically identify the four status (Long-press, Short-press, Negative edge, Positive edge) and then correspond respectively.

7.5.4.2.Power on

1.When EN/PWRON pin is configured as PWRON pin, power on sources include:

- (1). POK. AXP2101 can be powered on by pressing and holding POK for a period of time that longer than "ONLEVEL".
- (2).VBUS low go high. The function can be configured by customization.
- (3). VBAT low go high. The function can be configured by customization.
- (4).IRQ Low level. IRQ pin is low level for more than 16ms, AXP2101 will be powered on.The function can be configured by customization
- (4).Battery is charged to normal (Vbat>3.3V and is charging).The function can be configured by customization

2.When EN/PWRON pin is used as EN pin, AXP2101 can be powered on by EN pin from low go high(0.6V).

After power on, DC-DC and LDO will be soft booted in preset timing sequence. When IRQ low level power on, AXP2101 can be configured for fast power on by REG2B, and the DCDC/LDOS start sequence can be configured by REG28~REG2B.



7.5.4.3. Power Off

1.When EN/PWRON pin is configured as PWRON pin, power off sources include:

- (1).POK. AXP2101 can be powered off by pressing and holding POK for a period of time that longer than "OFFLEVEL". The function can be configured by REG22H[1] and REG22H[3:2] decides whether the PMU auto turns on or not when it shuts down after OFFLEVEL POK.
- (2).Write "1" to REG10H[0].
- (3).VSYSGOOD high go low. When VSYS<VOFF or VBUS>7V, AXP2101 will be powered off. The default of VOFF is 2.6V which can be configured by REG24H[2:0].
- (4).The output voltage of DCDC is 15% lower than the setting value. The function can be configured by REG23H[4:0].
- (5). The output voltage of DCDC is much larger than their setting. The function can be configured by REG23H[5].
- (6). Die temperature is over the warning level2(145°C). The function can be configured by REG22H[2].

7.5.4.4.Sleep and wakeup


When the running system needs to enter Sleep mode, Maybe one or several power outputs should be disabled or changed to other voltage. Wakeup can be initiated by the following sources:

- 1.Software wakeup (REG26H[1] is set to 1)
- 2.IRQ pin wakeup(REG 26H[4]=1 and IRQ pin is low level for more than 16ms)

These sources will make the all PMU power outputs resume to the default voltage or the setting voltage, which is configured by REG26H[2], and all shutdown powers will resume by the startup sequence.

See the control process under sleep and wakeup modes as below:

41°



7.5.4.5.Reset

The PMU has system reset and power on reset.

System reset

System reset means the registers will be reset when PMU is powered on. When at system reset state, all voltage outputs are turned off except RTCLDO and VREF. There are three ways of system reset.

(1).PWROK drive low.

The PWROK pin can be used as the reset signal of application system. During AXP2101 startup, PWROK outputs low level, which will be pulled up to startup the system after output voltage reaches the regulated value.

When application system works normally, If the PWROK pin is driven low by external key or other reasons, the PMU will be restarted. The function can be configured by REG10H[3].

- (2).Write "1" to REG10H[1] to restart the PMU.
- (3). Watchdog timeout. The function can be configured by REG18[0] and REG19[5:4]

Power on reset

Power on reset means the registers will be reset when PMU is powered up. When at power on reset state, all voltage outputs are turned off including RTCLDO and VREF.



7,6 Multi-Power Outputs

The following table has listed the multi-power outputs and their functions of AXP2101.

| Output Path | Туре | Default Voltage | Startup Sequence | Application Suggestion | Load Capacity(Max) |
|-------------|-------|-----------------|---------------------|------------------------|-----------------------|
| DCDC1 | BUCK | 3.3V | 3 | IO/USB | 2000mA |
| DCDC2 | BUCK | 0.9V | 3 | CPU | 2000mA |
| DCDC3 | BUCK | 0.9V | 2 | VSYS | 2000mA |
| DCDC4 | BUCK | 1.1V | 1 | DDR | 1500mA |
| ALDO1 | LDO | 1.8V | 3.19 | N/A | ⊋300mA |
| ALDO2 | LDO | 2.8V | OFF | N/A MIN | 300mA |
| ALDO3 | LDO | 3.3V | 3 | N/A | 300mA |
| ALDO4 | LDO | 2.9V | OFF | N/A | 300mA |
| BLDO1 | LDO | 1.8V | OFF | N/A | 300mA |
| BLDO2 | LDO | 2.8% | OFF | N/A | 300mA |
| DLDO1 | LDO | 3.3V | OFF | N/A | 300mA |
| DLDO2 | LDO 🕬 | 1.2V | OFF | N/A | 300mA 🐢 |
| VCPUS | LDO | 0.9V | 1 | CPUs/Reference of DDR | 30mA |
| RTC-LDO1 | LDO | 1.8V | Always on | RTC | 30mA |
| RTC-LDO2 | LDO | OFF | OFF | N/A | 30mA |

AXP2101 includes 4 synchronous step-down DCDCs, 11 LDOs and one switch. The work frequency of DC-DC 1/4 is 3MHz and DCDC2/3 is 1.5MHz. External small inductors and capacitors can be connected. In addition, 4-ch DCDCs can be set in fixed PWM mode or auto mode (automatically switchable according to the load). See register REG81H.

DCDC2/3 has DVM enable option. In DVM mode, when there is a change in the output voltage, DCDC will change to the new targeted value step by step. It supports two kinds of DVM slope:1step/15.625us and 1step/31.250us. The slope can be chosen by REG80H[5].

AXP2101 can configure the default voltage, the startup sequence and other control of all power output.

Startup sequence: The startup sequence has eight levels from 0 to 7. When the sequence is 0, it means the output is booted at the first step. When the sequence code is 1, it means the output is booted at the second step. When the sequence is 7, it means the output is not booted.

Default voltage setting: The default voltage of each channel can be set to each step within the output range.



7.7 Charger

7.7.1 Characteristics

- Range of input voltage:3.9V~5.5V, PWM charger, supports single cell Li-battery
- Pre-charge current settable(I_{PRE-CHG}, reg61[3:0]), default:125mA, range: 0mA~200mA,step:25mA
- Fast charge current settable(I_{CHG}, reg62[4:0]), default:1024mA, range: 0mA²200mA,step:64mA
 200²1000mA,step:100mA,
- Target charge voltage settable(V_{REG}, reg64[2:0]), default:4.2V, range: 4.0v/4.1v/4.2v/4.35v/4.4v/4.6v
- Accuracy of target voltage: \pm 0.5%(testing ambient temperature: 25 $^{\circ}$ C, target voltage: 4.2V)

7.7.2 Charging condition

- VBUS is present and available, V_{VBUS}>V_{BAT}+V_{SLEEPZ}
- Input source detection finishes(reg00H[5]=1)
- Charging is enabled(reg18H[1]=1)
- Die temperature is lower than T_{SHUT}
- When TS pin is used to detect battery temperature, battery temperature is within the chargeable range.
- V_{BAT} is lower than V_{BAT} OVP
- No charger safety timer fault

7.7.3 Charging process

When PMU meets all charging conditions, it can complete the whole charging process without the participation of Host. The charging status can be known from the register bits reg01H[2:0]. The default values of charging parameters are shown as following. Host can modify registers to optimize the values through TWSI.

Parameter
Charging voltage
4.208V
Charging current
4.024A
Pre-charging current
125mA
Termination current
125mA
Temperature profile
Cold/hot
Safety timer
12hours

Table 7-1

7.7.3.1. Pre-charge

When V_{BAT} is lower than $V_{BATLOWV}(3V)$, the charger is under pre-charge mode where charging current is limited to a value of $I_{PRE-CHG}$. Safety time is set through reg67H[1:0] and its default value is 50 minutes. If pre-charge process times out, PMU will stop charging and send a corresponding IRQ to Host. The function of safety timer can be disabled through reg67H[2].

7.7.3.2.Constant current charge

Once V_{BAT} is higher than $V_{BATLOWV}$ and lower than V_{REG} , the charger is under constant current charge mode. It will charge with constant current I_{CHG} .



7.7.3.3. Constant voltage charge

When V_{BAT} reaches target voltage(V_{REG}), the charger enters constant voltage charge mode. In this stage, the charger keeps the output voltage constant and step down charging current gradually, in order to fully charge battery.

When V_{BAT} is above V_{RECHG} and the charging current reduces under termination current(I_{TERM}), AXP2101 reports charger done, stops charging(charger enable bit is still 1) and turns off BATFET. Meanwhile, IRQ is sent to Host.

When AXP2101 is in regulation of input current, input voltage or temperature, the function of charging termination configured through reg63[4] is temporarily disabled and the speed of safety timer slows down. Whether to set safety timer during DPM or thermal regulation depends on reg67H[7].

7.7.3.4.Re-charge

After charge done, if V_{BAT} falls below V_{RECHG} , PMU will automatically enable charger without reinserting adapter. No matter whether V_{BAT} is above V_{RECHG} or not, the charger is enabled when an adapter is inserted.

7.7.3.5.Battery detection

As long as an AC adapter is present and usable, battery detection will be enabled to detect whether battery is connected. Battery detection function is enabled by default and can be disabled through reg68H[0]. If the function is disabled, PMU considers that battery is always present. The detection result is saved in reg00H[3]

7.7.4 Charging protection

7.7.4.1. charger safety timer

Once starting pre-charge mode, PMU will enable timer1. If PMU can not enter constant current charge mode from pre-charge within 50min(set through reg67H[1:0]), PMU will enter battery safe mode and send IRQ to indicate the battery may be damaged.

When the charger enters into constant current charge mode, PMU will enable timer2. If PMU can not finish the whole charge cycle within 12 hours(set through reg67H[5:4]), PMU will enter battery safe mode and send IRQ to indicate the battery may be damaged.

Timing speed of timer1 or timer2 is relevant with actual charge current. The smaller the actual charge current, the slower timing speed is.

7.7.4.2. Battery safe mode

In battery safe mode, the charger always charges with 10mA current. PMU can quit battery safe mode with one of the following methods:

- V_{BAT}>V_{RECHG}
- Adapter removal
- Charger enable bit(reg18H[1]) is reset to 1
- Safety timer1 enable bit or safety timer2 enable bit is reset to 1

7.7.4.3. PMU die temperature protection

AXP2101 has built-in temperature protection function through ADC to monitor internal temperature.

Under charging mode, the temperature point of thermal regulation can be set through reg65H[1:0]. When die temperature rises up to the setting point, the charging current will be decreased to decrease heat. When thermal regulation works, actual charge current is lower than the setting value and thermal regulation status(reg00H[1]) is set to 1. If die temperature rises up to $T_{SHUT}(145\,^{\circ}\text{C})$, IRQ is sent,PMU is poweroff . When die temperature falls below hysteretic threshold(120 $^{\circ}$ C), PMU is not poweron automatically.

7.7.4.4. Battery temperature protection

AXP2101 can monitor battery temperature, when TS pin is used to detect battery temperature and parallel with charger(reg50H[4]=0). The battery temperature sensitive resistor is connected between TS pin and GND. The suggestion resistance should be 10Kohm at 25 °C ambient temperature. Through TS pin, PMU outputs constant current which can set through reg50H[1:0] to adapt different resistance. When the resistance is 10Kohm, the current should be set to 50uA. The enable bit of TS current source is configured through reg50H[3:2]. When current passes through the temperature sensitive resistor, PMU gets a detected voltage and calculates its value through ADC circuit. Take for example, TH11-3H103F temperature sensitive resistor of Mitsubishi Company. Using 50uA current source, the relationship among temperature, equivalent resistance, detected voltage and ADC data is as following.

Tahla 7-2

| | I. | able 7-2 | |
|---------------------|-----------------------|------------------|----------|
| Temperature | equivalent resistance | detected voltage | ADC DATA |
| -20°C | 63.00Kohm | 3.150V | 189Ch |
| -15℃ | 50.15Hohm | 2.508V | 1398h |
| -10℃ | 40.26Kohm | 2.013V | FBAh |
| -5°C | 32.55Kohm | 1.628V | CB8h |
| o℃ _H dch | 26.49Kohm | 1.325V | A5Ah |
| 5°C) | 21.68Kohm (1) | 1.084V | 878h |
| 10℃ | 17.78Kohm | 0.889V | 6F2h |
| 15℃ | 14.63Kohm | 0.732V | 5B8h |
| 20℃ | 12,07Kohm | 0.604V | 4B8h |
| 25℃ | 10.00Kohm | 0.500V | 3E8h |
| 30℃ | 8.320Kohm | 0.416V | 340h |
| 35℃ | 6.954Kohm | 0.348V | 2B8h |
| 40℃ | 5.839Kohm | 0.292V | 248h |
| 45℃ | 4.924Kohm | 0.246V | 1ECh |
| 50℃ | 4.171Kohm | 0.209V | 1A2h |
| 55℃ | 3.549Kohm | 0.177V | 162h |
| 60℃ | 3.032Kohm | 0.152V | 130h |

During battery charging process, if TS pin voltage is lower than VHTF-CHG or higher than VLTF-CHG (VHTF-CHG and VLTF-CHG can be set through reg55H and reg54H. The default value of VLTF-CHG is set around 0° C and VHTF-CHG around 45° C), which indicates battery temperature is too high or too low, then the charger is paused and IRQ is sent to notify Host. When battery temperature is back to the normal range, the charger will recovery automatically.

During battery discharging mode, if TS pin voltage is lower than VHTF-WORK or higher than VLTF-WORK(VHTF-WORK and VLTF-WORK can be set through reg57H and reg56H. The default value of VLTF-WORK is set around -10°C and VHTF-WORK around 55°C), which indicates battery temperature is too high or too low, then the boost is paused and IRQ is sent to notify Host. When battery temperature is back to the normal range, the boost will recovery automatically.

High temperature protection threshold hysteresis for VHTF-CHG and VHTF-WORK can be set through reg53H. Low temperature protection threshold hysteresis for VLTF-CHG and VLTF-WORK can be set through reg52H. The range of temperature detection can be expanded by adding more resistors.

Some battery may have no temperature sensitive resistor. Under this situation, TS pin can be pulled down to GND with a 10Kohm resistor externally or set as external input of ADC through register.

Use TS pin current source and obtain TS pin data according to the following table:

7.7.5 Charging indication

CHGLED pin uses open-drain/push-pull output method. It is internally pulled up to LDO. Its output drive capability is above 10mA. Detail function control is shown as the following table.

Table 7-4

| No. | Hi-Z | No charging(conditions are not met or battery | | |
|--|--|---|--|--|
| ************************************** | ×××××××××××××××××××××××××××××××××××××× | charged) | | |
| REG69H[2:1]= 00 | in this part of the same of th | Charger internal abnormal alarm(including timer | | |
| (Type A CHGLED) | 25% 1Hz pull low/Hi-Z jump | out die temperature over temperature battery | | |
| Open Drain | · silleti | temperature out of charging range) | | |
| | 25% 4Hz pull low/Hi-Z jump | Input source or battery over voltage | | |
| | Pull low | Charging | | |
| | Hi-Z | No VBUS, and power supply by battery | | |
| | 25% 1Hz pull low/Hi-Z jump | Charging | | |
| REG69H[2:1]= 01 | 25% 4Hz pull low/Hi-Z jump | Alarm, including input source or battery over | | |
| (Type B CHGLED) | | voltage, battery temperature out of charging range, | | |
| Open Drain | | timer out, die temperature over temperature | | |
| dillo | Dull low deli | No battery or charge finished, and power supply by | | |
| World | Pull low | VBUS | | |
| REG90H[2:0]=10 | The output status is controlled | Dry DECCONIE (4) | | |
| Cfg chgled | The output status is controlled by REG69H[5:4] | | | |

Note: LED is on when CHGLED is low.

7.8 BATFET

BATFET connects system and battery. The on-resistance is low to 50m@hm(point to point).

7.9 RBFET

RBFET connects VMID and VBUS. The on-resistance is low to 100mohm(point to point). It supports input and output current limit function. In charger mode, the input current limit value of RBFET is set through reg16H[2:0].

7.10 ADC

AXP2101 has a low speed 14Bit SAR ADC for measuring BAT voltage, Vbus voltage, Vsys voltage, TS voltage and die temperature.

Table 7-5

| No. | Channel function | 000Н | 001H | 002H | ••• | FFFH |
|-----|------------------|------|-------|------|-----|---------|
| 0 | BAT voltage | 0mV | 1mV | 2mV | | 8.192V |
| 1 | Vbus voltage | 0mV | 1mV | 2mV | | 8.192V |
| 2 | Vsys voltage | 0mV | 1mV | 2mV | | 8.192V |
| 3 | TS voltage | 0mV | 0.5mV | 1mV | | 4.096V |
| 4 | die temperature | 0mV | 0.1mV | 2mV | | 0.8192V |

Note: ADC data is 14 bits. In order to get the complete data, TWSI must read the high 6 bits firstly and then the low 8 bits.

7.11 E-Gauge

The Fuel Gauge comprises of 3 modules: Rdc calculation module; OCV (Open Circuit Voltage) and Coulomb counter module; and calibration module. The Fuel Gauge system is able to export information about battery capacity percentage (regA4H), Battery Voltage (reg34H, reg35H). The Fuel Gauge can be enabled or disabled through reg18H[3]. The Battery low warning level can be set in reg1AH, and IRQ will be sent out to alert the platform when the battery capacity percentage is lower than the warning level set in reg1AH.

Once a default battery is selected for a particular design, it is highly recommended to calibrate the battery to achieve better Fuel Gauge accuracy. Once the calibration data are available, user can write the calibration information to battery parameter (REGA1) on each boot. Additionally, the Fuel Gauge system is capable to learn the battery characteristic on each full charge cycle. Information such as battery maximum capacity and Rdc will be updated automatically over time.



7.12 IRQ /BACKUP

7.12.1 IRQ

AXP2101 has an IRQ pin which is used to indicate whether there interrupt events occur.

PMU Interrupt Controller monitors the trigger events such as over voltage, over current, PWRON pin signal, over temperature and so on. When the events occur and their IRQ enabled bits are set to 1 (Refer to registers reg40H/41H/42H), corresponding IRQ status will be set to 1 (Refer to registers reg48H/49H/4AH), and IRQ pin will be pulled down. When Host detects triggered IRQ signal, Host will scan through the IRQ Status registers and respond accordingly. Meanwhile, Host will reset the IRQ status by writing "1" to status bit.

7.12.2 BACKUP

AXP2101 has an backup pin which is used to connect backup battery. It is the source of RTCLDO1 when pmu only has backup battery.

When PMU is poweron, the backup battery also cancan be charged by configuring reg18H[2]. The charger is working in linear mode with 100uA charge current and the termination voltage can be configured by reg6AH in range from 2.6V to 3.3V(default 2.9V).

The backup pin also can be configure for the RTCLDO2 by customization.

8. Register

8.1 Register List

| Address | Description | R/W |
|-------------|---|-----|
| 0X00 ,ddnii | PMU status1 | R |
| 0X01 | PMU status2 | R |
| 0X03 | PMU CHIP ID | R |
| 0X04-0X08 | DATA_BUFFER | RW |
| 0X10 | PMU common config | RW |
| 0X12 | BATFET control | RW |
| 0X13 | Die temperature control | RW |
| 0X14 | Minimum system voltage control | RW |
| 0X15 | Input voltage limit control | RW |
| 0X16 | Input current limit control | RW |
| 0X17 | Reset the fulegauge | RW |
| 0X18 | Charger, fuleguage, watchdog on/off control | RW |
| 0X19 | Wathdog control | RW |
| 0X1A | Low Battery warning threshold setting | RW |
| 0X20 Kach | PWRON status | R |
| 0X21 | PWROFF status | R |
| 0X22 | PWROFF_EN | RW |
| 0X23 | PWROFF of DCDC OVP/UVP control | RW |





Address Description R/W

| 0X24 | Vsys voltage for PWROFF threshold setting | RW |
|-------------------------|---|----|
| 0X25 | PWROK setting and PWROFF sequence control | RW |
| 0X26 | Sleep and wakeup control | Rw |
| 0X27 | IRQLEVEL/OFFLEVEL/ONLEVEL setting | RW |
| 0X28 | Fast pwron setting | Rw |
| 0X29 | Fast pwron setting | RW |
| 0X2A | Fast pwron setting | RW |
| 0X2B | Fast pwron setting and control | RW |
| 0X30-0X33 | ADC Channel enable control | RW |
| 0X34-0X3F | ADC data | RW |
| 0X40-0X42 | IRQ Enable | RW |
| 0X48-0X4A | IRQ Status | RW |
| 0X50 | TS pin CTRL & GPADC mode CTRL | RW |
| 0X52 | TS/GPADC_HY\$L2H setting | RW |
| 0X53 | TS/GPAC_HYSH2L setting | RW |
| 0X54 | VLTF_CHG setting | RW |
| 0X55 | VHTF_CHG setting | RW |
| 0X56 | VLTF_WORK setting | Rw |
| 0X57 | VHTF_WORK setting | Rw |
| 0X58 | JIETA standard Enable control | Rw |
| 0x59-0X5B | JIETA standard setting | Rw |
| 0X61 | Iprechg charger setting | RW |
| 0X62 | ICC charger setting | RW |
| 0X63 (18 ²⁷⁾ | Iterm charger setting and control | RW |
| 0X64 | CV charger voltage setting | RW |
| 0X65 | Thermal regulation threshold setting | RW |
| 0X67 | Charger timeout setting and control | RW |
| 0X68 | Battery detection control | RW |
| 0X69 | CHGLED setting and control | RW |
| 0X6A | Button battery charge termination voltage setting | RW |
| 0X80 | DCDCS ON/OFF and DVM control | RW |
| 0X81 | DCDCS force PWM control | RW |
| 0X82-0X86 | DCDCs voltage setting | RW |
| 0X90-0X91 | LDOS ON/OFF control | RW |
| 0X92-0X9A | LDOS voltage setting | RW |
| 0XA1 | Battery parameter | RW |
| 0XA2 | Fule guage control | RW |
| 0XA4 | Battery percentage data | R |



8.2 Register Description

| Reg_Name | Addr | Type | Default | Reset Type | Description |
|---------------------------------------|----------|------|------------|-------------|-------------------------------|
| | | | | | .0 |
| comm_stat0 | 0x00 | | | ildichild | Air/Su. |
| reserved reserved | 7:6 | RO | 0 | 101, | |
| 10501700 | 110 | 110 | THE LAND | , | VBUS good indication |
| vbus_good | 5 | RO | 0.4× | POR | 0: not good |
| A A A A A A A A A A A A A A A A A A A | | *** | | | 1: good |
| X** | | | | | BATFET state |
| batfet_stat | 4 | RO | 0 | POR | 0: close |
| | | | | | 1: open |
| | | | | | Battery present state |
| bat_prst_stat | 3 | RO | 0 | POR | 0: absent |
| | | | | | 1: present |
| | | | | | Battery in Active Mode |
| bat_active_mode | 2 | RO | 0 | POR | 0: in Normal |
| | 95 | | | 9/: | 1: in Active Mode |
| ,0 | 1901 | | | oldci. | Thermal regulation status |
| therm_regu_stat | 1 | RO | 0 | POR | 0: normal |
| | | | | | 1: in thermal regulation |
| ~×** | | | XXXX | | Current Aimit state |
| ilim_stat | 0 | RO | № 0 | POR | 0: not in current limit state |
| Ŕ [®] | | 1410 | | | 1: In current limit state |
| comm_stat1 | 0x01 | ·荣州" | | | j., |
| reserved | 7 | RO | 0 | / | · · |
| | | | | | Batery Current Direction |
| | | | | | 00: Standby |
| bat_curr_dir | 6:5 | RO | 0 | POR | 01: charge |
| | | | | | 10: discharge |
| | | | | | 11: reserved |
| | . Sic. | DO. | | -2-a 9iin | System status indication |
| sys_stat | dehile 4 | RO | 0 | noildii POR | 0: System is power off. |
| - White | | | | ii a | 1: System is power on. |
| | 2 | P.O. | A THE LIVE | 505 | VINDPM status |
| vindpm_stat | 3 | RO | 0 | POR | 0: not in VINDPM |
| at Chr. | | . X | (p) | | 1: VINDPM |



| | @ | ldchip | | | Supplied | | AXP2101 |
|---|----------------------|-------------------------------------|--------|--------|--------------------------|------|--|
| | X-Powers | | | THE VE | | | AXP2101 April,28,2019 |
| | chg_stat | 2:0 | RO | 0 | POR | | charging status 000: tri_charge 001: pre_charge 010: constant charge(CC) 011: constant voltage(CV) 100: charge done 101: not charging 11X: reserved |
| | chip_id | 0x03 | | | | | |
| | chip_id_h | 7:6 | RO | 0h | POR | | |
| | chip_version | _{ld} ch ⁱⁱ⁹ 5:4 | RO | 0h | oilde ^{hil POR} | | 00: A version 01: B version |
| | chip_id_l | 3:0 | RO | Oh | POR | | {chip_id_h, chip_id_l} 01_0111() axp2101 |
| l | data_buff0 | 0x04 | ×** | | | | , A) (1) |
| / | data_buff0 | 7:0 | RW A | 00h | POR | | data buffer |
| | data_buff1 | 0x05 | - XIII | | | -\$X | E |
| ŀ | data_buff1 | 7:0 | RW | 00h | POR | // | data buffer |
| ŀ | data_buff2 | 0x06 | | | | | |
| Ī | data_buff2 | 7:0 | RW | 00h | POR | | data buffer |
| ŀ | data_buff3 | 0x07 | | | | | |
| ŀ | data_buff3 | 7:0 | RW | 00h | POR | | data buffer |
| - | comm_cfg | 0x10 | | | | | |
| ŀ | reserved | 7:6 | RW | 0b | .:0 / | | :0 |
| - | dchg_off_en_v | 5 | RW | io io | POR | | Internal off-discharge enable for DCDC & LDO & SWITCH 0: disable 1: enable |
| ı | reserved | 4 | RW X | 1b | / | | 14 ¹ |
| | pwrok_restart_e | 3 | RWITTE | 0b | POR | 來 | PWROK PIN pull low to Restart the System 0: disable 1: enable |
| - | pon_shut_en | 2 | RW | 0b | POR | | PWRON 16s to shut the PMIC enable 0: disable 1: enable |
| | soft_sys_restar t | 1 _{Later} iik | RWAC | 0b | POR | | Restart the SoC System, POWOFF/POWON and reset the related regsiters 0: normal 1: reset |
| | soft_pwroft | 0 | RWAC | d of | POR | | Soft PWROFF 0: Normal 1: PWROFF Config |
| | batfet_ctrl | 0x12 | XX | (%), | | | |



| | | ldehil | | | Modeling | | AVP2101 | |
|-----|-----------------|----------------------------------|--|--------------------|--|-------|---|------------|
| | X-Powers | | | THE VE | | | AXP2101 April,28,2019 | |
| | reserved | 7:4 | RO | (Q) ^(A) | / | | | X |
| | batfet_pwroff_e | 3 | RWATE | EFUSE | POR | | BATRET enable when POWEROFF and Battery only 0: disable | B. Service |
| | 1 | 0 | DO. | 0 | , | | 1: enable | - |
| | reserved | 2 | RO | 0 | / | | DUMPPER CL. L. COD (101) C. LOO | - |
| | batfet_ocp_en | 1 | RW | EFUSE | POR | | BATFET Close when OCP(>6A) for 100us 0: disable 1: enable | |
| | reserved | 0 | RO | 0 | / | | | 1 |
| | die_temp_cfg | 0x13 | | | Rich | | Sint. | 1 |
| | reserved | 7:3 | RO | 0 | iolioci / | | "orloc" | 1 |
| 4 | die otp_thld | 2:1 | RW | 01b | POR | | DIE Over Temperature Protection Level1 Config 00: 115deg 01: 125deg 10: 135deg | |
| | • | | E HILL | | | c.XII | 11: reserved | |
| | die_temp_det | 0 | RW | 1b | POR | | DIE Temperature Detect Enable 0: disable 1: enable | |
| | vsys_min | 0x14 | | _ | , | | | - |
| | ln_vsys_dpm | 7 Lachii ⁽⁾ 6:4 | RO | 0 110b | por Por | | Linear Charger Vsys voltage dpm 4. 1+N*0.1 V 000: 4.1V 001: 4.2V 010: 4.3V 011: 4.4V 100: 4.5V | |
| XX. | Ř [×] | | ······································ | | | -17 | 101: 4. 6V 110: 4. 7V 111: 4. 8V | Sp- |
| | reserved | 3:0 | RO | 0 | / | | | - |
| | vimdpm_cfg | 0x15 | DO. | | , | | | - |
| | reserved | 7:4 | RO | | / | | | 4 |
| | vindpm_cfg | dchii ⁹ 3:0 | RW | 0110b | _N orldchii ^Q POR | | VINDPM config: 3.88+N*0.08 V 0000: 3.88V 0001: 3.96V 0010: 4.04V 0011: 4.12V 0100: 4.20V 0101: A.28V | |



| X-Paw |) ^{®rlddiil} ers | | THE VE | mold this | AXP210 April,28,201 |
|--|------------------------------|---------------|-----------|--------------|--|
| A CONTRACTOR OF THE PARTY OF TH | | şilliki İştis | | Ą. | 0110: 4.36V 0111: 4.44V 1000: 4.52V 1001: 4.60V 1010: 4.68V 1011: 4.76V |
| iin_lim | 0x16 | 200 | | oldkii? | 1100: 4.84V 1101: 4.92V 1110: 5.00V 1111: 5.08V |
| reserved | -1 () | RO RW | 0 001b | POR | Input current Iîmit 000: 100mA 001: 500mA 010: 900mA 011: 1000mA |
| reset_cfg | 0x17 | -ķillir | | | 100: 1500mA 101: 2000mA 110-111: reserved |
| reserved | 7:4 | RO | 0 | / | |
| reset_guage | dehil 3 | RWAC | 0b | POR POR | reset the gauge 0: normal 1: reset |
| reset_lgc sai | ige 2 | RW | No. | POR | reset the gauge besides registers 0: normal 1: reset |
| reserved | 1:0 | RO | 0 | / | |
| module_en reserved | 0x18 7:4 | RO | 0 | / 💥 | |
| gauge_en | 3 | RW | 1b | POR | Gauge Module enable 0: disable 1: enalbe |
| | 2 | RW | 0ь | System Reset | Button Battery charge enable 0: disable 1: enable |
| btn_chg_en | | RW | 1b | System Reset | Cell Battery charge enable 0: disable 1: enable |
| btn_chg_en chg_en | Almondethin 1 | | | 7, | Watchdog Module enable |



Might limothering

| J. F. WWEP | | | -/K | | April,28,2019 |
|--|----------|--|------------|--------------------|---|
| watchdog_cfg | 0x19 | - 4 | | | |
| reserved | 7:6 | RO RO | 0 | / | |
| × | | :111K1,53 | | | Watchdog Reset Config |
| | | | | ·** | 00: IRQ only |
| | | | | | 01: IRQ and System Reset |
| wd_rst_cfg | 5:4 | RW | 0b | POR | 10: IRQ, System Reset and Pull down PWROK |
| | | | | | 1s |
| | | | | | 11: IRQ, System Reset, DCDC/LDO PWROFF & |
| | | | | | PWRON |
| | | | | | watchdog clear signal |
| watchdog_clr | dchip 3 | RWAC | 0 b | POR | 0: normal |
| | | | | uofi ^{do} | 1: clear |
| | | | Z HIND | | TWSI watchdog timer config |
| - 100 | | | -16/18/4 | | 000: 1s |
| CONTACT OF THE PERSON OF THE P | | | NXATT. | | 001: 2s |
| XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX | | ×** |). %'' | | 010: 4s |
| watchdog_cfg | 2:0 | RW | 110b | POR | 011: 8s |
| | | 来洲 | | -\$ ^X | 100: 16s |
| | | , | | , | 101: 32s |
| | | | | | 110: 64s |
| | | | | | 111: 128s |
| gauge_thld | 0x1A | | | | |
| | | | | | low battery warning threshold |
| | | | | | 5-20%, 1% per step |
| warn_thld | deni 7:4 | RW | 1010b | >>> POR | 0000: 5% |
| | older, | | 10100 | nolidenii POR | 0001: 6% |
| | 7/ | | | | |
| | | | N.V. | | 1111: 20% |
| XX. | | | XX | | low battery shutdown threshold |
| 大数据》, | | *** | (%), | | 0-15%, 1% per step |
| shutdown_thld | 3:0 | RW AND THE RESERVE TO THE REPORT OF THE REPO | 0001b | POR | 0000: 0% |
| _ | | - EXIMICIA | | -GX ^X | 0001: 1% |
| | | 1 | | 1/1 | |
| | | | | | 1111: 15% |
| pwron_stat | 0x20 | | | | |
| reserved | 7:6 | RO | 0 | / | |
| | | | | | POWERON always high when EN Mode as |
| en_pwron_stat | 5 | RO | 0b | System Reset | POWERON Source |
| | Qia | | | 96. | 0: no |
| | Agr., | | | Mgch., | 1: yes |
| | 77 | P.0 | | <i>y</i> - | Battery Insert and Good as POWERON Source |
| bat_pwron_stat | 4 | RO | 0b | System Reset | 0: no |
| XXXXX | | | XA. | - | 1: yes |
| chg_pwron_stat | 3 | RO | Ob | System Reset | Battery Voltage > 3.3V when Charged as |



| | Hidehip | | | and the time | - Almondonio |
|--|-----------|--|----------------|------------------------|---|
| X-Powers | • | | THE LEVE | | AXP210 April,28,201 |
| | | | | | Source |
| | | | - | | 0: no |
| × [×] | | | | | 1: yes |
| | | ·* | | ** | Vbus Insert and Good as POWERON Source |
| vbus_pwron_stat | 2 | RO | 0b | System Reset | 0: no |
| | | | | | 1: yes |
| | | | | | IRQ PIN Pull-down as POWERON Source |
| irq_pwron_stat | 1 | RO | 0b | System Reset | 0: no |
| | | | | | 1: yes |
| | | | | | POWERON low for onlevel when POWERON Mo |
| | Nik o | DO. | 01 | aile B | as POWERON Source |
| btn_pwron_stat | you 0 | RO | 0b | System Reset | 0: no |
| | | | | | 1: yes |
| pwroff_stat | 0x21 | | | | |
| XXX | | | XXX | | Die Over Temperature as POWEROFF Sour |
| dot_pwroff_stat | 7 | RO 💉 | 0b | POR | 0: 10 |
| K S | | A. A | | | 1. yes |
| | | ZXIII (| | -\$X | DCDC Over Voltage as POWEROFF Source |
| dcov_pwroff_sta | 6 | RO | 0b | POR | 0: no |
| t | | | | | 1: yes |
| | | | | | DCDC Under Voltage as POWEROFF Source |
| dcuv_pwroff_sta | 5 | RO | 0b | POR | 0: no |
| t | | | | | 1: yes |
| | | | | | VBUS Over Voltage as POWEROFF Source |
| vbov_pwroff_sta | . 4 | RO | 0b | POR | 0: no |
| t | Adchiip 4 | | | ildehir | 1: yes udchir |
| (N) |) | | | no, | Vsys Under Voltage as POWEROFF Source |
| vsuv_pwroff_sta | 3 | RO | 0b | POR | 0: no |
| t XX | | | XX | | 1: yes |
| *** | | ** | | | POWERON always low when EN Mode as |
| A STATE OF THE STA | 0 | DO 14 15 14 | 0, | DOD | POWEROFF Source |
| en_pwroff_stat | 2 | RO | 0b | POR | 0: no |
| | | ** | | ** | 1: yes |
| | | | | | Software config as POWEROFF Source |
| sw_pwroff_stat | 1 | RO | 0b | POR | 0: no |
| | | | | | 1: yes |
| | | | | | POWERON Pull down for offlevel when |
| | 0 | DO | 01 | DOD | POWERON Mode as POWEROFF Source |
| btn_pwroff_stat | 0 | RO | 0b | POR | 0: no |
| | dehile | | | , dehile | 1: yes |
| pwroff_en | 0x22 | | | MOLI | Noth. |
| reserved RIV | 7:3 | RO | 0 | / | W ₁ V |
| dot natice | 0 | DW | X.** 11. | DOD | DIE Over-Temperature(LEVEL2) as POWER |
| dot_pwroff_en | 2 | RW | 1b | POR | Source enable |
| Revision 0.1 | | onvright @ 20 | 110 Y-Dowore L | imited. All Rights Res | oryed |
| AVCAISION O'T | C | opyright © 20 | Y-LOWGI2 F | minea. An rigins res | Civeu / |



| AXP2101 April 28, 2019 | | lidelija | | | uotide tiil | | a List Involdering | ATTRACOC | |
|--|---------------------------------------|----------|---------------|----------------|-----------------------|---------|---|------------------|--|
| | X-Powers | | | THE LET | | | THE VE | | - A |
| http://proff.en 1 | | | | | | | "M. B. | A | A PARTY AND A PART |
| Function Select when bin pwroff_enT and button pwerf off occur 0: Power off occur off occur occur 0: Power off occur | btn_pwroff_en | 1 | RW | EFUSE | POR | 採 | PWRON > OFFLEVEL as POW enable 0: disable | EROFF Source | |
| | btn_pwroff_mode | 0 | RW | EFUSE | POR | | Function Select when btn button power-off occur 0: Power-off | _pwroff_en=1 and | - |
| Teserved | | oci 0x23 | | | -ildchil ^Q | | all de l'ille | | - |
| DCDC 120% (330%) high voltage turn off PMIC function 0, disable 1; enable 1; ena | ~ 410 | 7:6 | RO | 0 | 70, | | | | |
| dcdc5_uvp_en | A A A A A A A A A A A A A A A A A A A | | | XXX | , | | PMIC function 0: disable 1: enable | | |
| Company Comp | dcdc5_uvp_en | 4 | RW | 1b | POR | 深》 | function 0: disable 1: enable | V | |
| Company Comp | dcdc4_uvp_en | 3 | RW | 1b | POR ·∞ _ | | function 0: disable | urn off PMIC | |
| dcdc2_uvp_en | dcdc3_uvp_en | 2 | RW | The | POR | | function 0: disable | urn off PMIC | |
| dcdc1_uvp_en 0 RW 1b POR function 0: disable 1: enable 1: enable voff_thld 0x24 Image: control of the control of | dcdc2_uvp_en | 1 | RW | 1b | POR | 深圳 | function 0: disable | urn off PMIC | |
| reserved 7:3 R0 0 / Battery Voltage for POWEROFF 2.6~3.3V, 0.1V/step, 8steps voff_thld 2:0 RW EFUSE POR 000: 2.6V 001: 2.7V | dcdc1_uvp_en | 0 | RW | 1b | POR | | function 0: disable | urn off PMIC | |
| voff_thld 2:0 RW EFUSE POR 000: 2.6V 001: 2.7V | voff_thld | 0x24 | | | | | | | |
| voff_thld 2:0 RW EFUSE POR 2.6~3.3V, 0.1V/step, 8steps 000: 2.6V 001: 2.7V | reserved | 7:3 | RO | 0 | / | | -0 | | |
| Revision 0.1 Copyright © 2019 X-Powers Limited. All Rights Reserved | voff_thld volume | 2:0 | RW | EFUSE | POR | | 2.6~3.3V, 0.1V/step, 8ste 000: 2.6V 001: 2.7V | | |
| | Revision 0.1 | C | opyright © 20 | 019 X-Powers L | imited. All Righ | ts Rese | rved | 27 | _ |



| | B rlgchild | | | not delia | AXP2101 |
|-------------------|-------------------|-------|----------|---|--|
| X-Pawer | vs | | THIR IVE | | AXP2101 April,28,2019 |
| | | | | | 111: 3, 3 |
| pwr_time_ctr 1 | 0x25 | | - | | A THE STATE OF THE PARTY OF THE |
| reserved | 7:5 | -RO | 0 | / 🛠 | ** |
| pwrok_chk_en | 4 | RW | 1b | POR | Check the PWROK Pin enable after all dcdc/ldo output valid 128ms 0: disable 1: enable |
| pwroff_dly_en | 3 | RW | 1b | POR | POWEROFF Delay 4ms after PWROK disable 0: disable 1: enable |
| pwroff_seq_ctr | 2 | RW | 06 | POR | POWEROFF Sequence Control 0: At the same time 1: the reverse of the Startup |
| pwrok_dly | 1:0 | RW R | EFUSE | POR - F | Delay of PWROK after all power output good 00: 8ms 01: 16ms 10: 32ms 11: 64ms |
| sleep_cfg | 0x26 | | | | |
| reserved | 7:5 | R0 | 0 | / | |
| irq_wakup_en | 4 | RW | 0b | POR | IRQ Pin low to Wakeup 0: disable 1: enable |
| pwrok_wakup_ind | d delin 3 | RW | 1b | NOTE POR | PWROK be low-level enable when Wakup 0: disable 1: enable |
| wakup cfg_sel | 2 | RW | Ob | POR | DCDC/LDO Voltage Select when Wakup 0: The Default 1: The voltage before wakup |
| wakup_en | 1 | RWLC | 0b | System Reset | Wake Up enable 0: disable 1: enable |
| sleep_en | 0 | RWLC | ОЬ | System Reset | SLEEP enable 0: disable 1: enalbe |
| ponlevel | 0x27 | | | | |
| irqlevel | 7:6 7:6 5:4 | RO RW | 01b | y _{ki} didd ^{hiR} POR | IRQLEVEL config 00: 1s 01: 1.5s 10: 2s 11: 2.5s |
| offlevel | 3:2 | RW | 01b | POR | OFFLEWEL config |
| OLITEACT | 0.4 | 1(1) | 010 | I OIX | OTTELLED CONTIN |



| onlevel fast_pwron_c fg0 dcdc4_fstart_se | 1:0 0x28 7:6 | RW RW | EFUSE | POR | | AXP2101 April,28,2019 00: 4s. 10: 6s 10: 8s 11: 10s ONLEVEL config 00: 128ms 01: 512ms 10: 1s | |
|--|---------------------------|-----------------|----------------|------------------|----------|---|-------------|
| fast_pwron_c fg0 dcdc4_fstart_second | 0x28 7:6 | | EFUSE | POR | Ę. | 01: 6s 10: 8s 11: 10s 0NLEVEL config 00: 128ms 01: 512ms 10: 1s | |
| fast_pwron_c fg0 dcdc4_fstart_second | 0x28 7:6 | | EFUSE | POR | Ş. | 10: 8s 11: 10s ONLEVEL config 00: 128ms 01: 512ms 10: 1s | _ |
| fast_pwron_c fg0 dcdc4_fstart_second | 0x28 7:6 | | EFUSE | POR | | ONLEVEL config 00: 128ms 01: 512ms 10: 1s | _ |
| fast_pwron_c fg0 dcdc4_fstart_second | 0x28 7:6 | | EFUSE | POR | | 00: 128ms 01: 512ms 10: 1s | |
| fast_pwron_c fg0 dcdc4_fstart_sex | 0x28 7:6 | | EFUSE | POR | | 01: 512ms 10: 1s | |
| fast_pwron_c fg0 dcdc4_fstart_second | 0x28 7:6 | | EFUSE | POR | | 10: 1s | |
| dcdc4_fstart_sext | 7:6 | RW | | .0. | | | |
| dcdc4_fstart_sext | 7:6 | RW | | :0 | | 11 0 | |
| dcdc4_fstart_sext | 7:6 | RW | | ::0 | | 11: 2s | _ |
| dcdc4_fstart_seven | 7:6 | RW | | 0 | | | |
| q q | | RW | | 196/11 | | nig | 4 |
| | | RW | | MORIO | | DCDC4 Fast Power on Start Sequence | |
| dcdc3_fstart_se | 5:4 | | 060 | POR | | 00~10: Start Sequence Code | < |
| dcdc3_fstart_se | 5:4 | + | *** | | | 11: disable | - X |
| | 0.4 | RW 🔏 | 0b | POR | | DCDC3 Fast Power On Start Sequence 00~10: Start Sequence Code | WANT TO |
| ŶŠ ^Ŷ | | KW TAN | - 00 | FUR | | 11: disable |)) |
| , | | C. Alliana | | | a.XII | DCDC2 Fast Power On Start Sequence | - |
| dcdc2_fstart_se | 3:2 | RW | 0b | POR | -1/* | 00~10: Start Sequence Code | |
| q | 0.2 | 10.11 | 0.5 | 1 010 | | 11: disable | |
| | | | | | | DCDC1 Fast Power On Start Sequence | 1 |
| dcdc1_fstart_se | 1:0 | RW | 0b | POR | | 00~10: Start Sequence Code | |
| q | | | | | | 11: disable | |
| fast_pwron_c | 0x29 | | | | | | 1 |
| fg1 | UX29 ::0 | | | .;Q | | 0 | |
| aldo3_fstart_se_0 | S.C. | | | oildelli | | ALDO3 Fast Power On Start Sequence | |
| q | 7:6 | RW | 0b | POR | | 00~10: Start Sequence Code | |
| 4 | | | | | | 11: disable | - 10 |
| aldo2_fstart_se | | | ~×* | | | ALDO2 Fast Power On Start Sequence | NXXX. |
| g All | 5:4 | RW | 0b | POR | | 00~10. Start Sequence Code | *** |
| Š | | 1/4 | | | | M. disable | |
| aldo1_fstart_se | 2.0 | RW | 01 | חסת | - (**) | ALDO1 Fast Power On Start Sequence | |
| q | 3:2 | KW | 0b | POR | | 00~10: Start Sequence Code 11: disable | |
| | | | | | | DCDC5 Fast Power On Start Sequence | - |
| dcdc5_fstart_se | 1:0 | RW | 0b | POR | | 00~10: Start Sequence Code | |
| q | 1.0 | 1511 | OD | TOR | | 11: disable | |
| fast_pwron_c | | | | | | | 1 |
| fg2 | 0x2A | | | | | | |
| | SUIS | | | , dchile | | CPUSLDO Fast Power On Start Sequence | 1 |
| cpusldo_fstart_ | 7:6 | RW | 0b | NOTE POR | | 00~10: Start Sequence Code | |
| seq | | | SUV | | | 11: disable | .< |
| bldo2_fstart_se | 5:4 | RW | Ob | POR | | BLD02 Fast Power On Start Sequence | XX |
| q A | J.1 | ν.χ. 17.11 | ST OU | T OIX | | 00~10; Start Sequence Code | A FRANCISCO |
| Revision 0.1 | | opyright © 20 | 119 X-Powers I | imited. All Righ | its Rese | ervéd 29 | <u>-4</u> |
| | | - 11 18 11 0 20 | _5 1 OWC13 L | | nese | | |



| | Hdchil | | | noldchil | | a liza holidatio | A W.D. 2. 0.4 | |
|----------------------|-----------------------|------------------|----------------|---------------------------|---------|--|------------------------------|---|
| X-Powers | | | - KARLIE | | | | AXP2101 April,28,2019 | _ |
| | | , | | | | 11: disable | | CAXXATT . |
| bldo1_fstart_se | 3:2 | RW | 0b | POR | -A. | BLD01 Fast Power On Sta 00~10: Start Sequence C 11: disable | - 12/ ^N | |
| aldo4_fstart_se | 1:0 | RW | Ob | POR | 1 | ALD04 Fast Power On Sta 00~10: Start Sequence C 11: disable | | - |
| fast_pwron_c fg3 | 0x2B | | | | | | | _ |
| | idohip 7 | RW | 0b | oldchik POR | | Fast Power On Enable 0: disable 1: enable | | |
| fast_wakup_en | 6 | RW | 0b | POR | | Fast Wake up Enable 0: disable 1: enable | | |
| reserved | 5:4 | RO XX | 0b | / | | A THE STATE OF THE | Z. | De. |
| dldo2_fstart_se | 3:2 | -AKW | 0b | POR | 深圳 | 00002 Fast Power On Sta 00~10: Start Sequence C 11: disable | 111,61 | |
| dldo1_fstart_se q | 1:0 | RW | 0b | POR | | DLD01 Fast Power On Sta 00~10: Start Sequence C 11: disable | | |
| adc_ch_en0 | 0x30 | | | | | | | |
| reserved | 7:6 | R0 | 0 | / | | | | |
| gpadc_ch_en | ide ^{tiil} 5 | RW | 0b | noide ^{till} POR | | general purpose ADC cha 0: disable 1: enable | nnel enable | |
| tdie ch_en | 4 | RW | Ob | POR | | die temperature measure enable 0: disable 1: enable | ADC channel | N. A. |
| vsys_ch_en | 3 | -⊊killitti RW | 0b | POR | | system voltage voltage channel enable 0: disable 1: enable | measure ADC | |
| vbus_ch_en | 2 | RW | 0b | POR | | vbus voltage measure AD 0: disable 1: enable | | |
| ts_ch_en | derii ^o 1 | RW | 1b | _{NOI} dchil POR | | TS pin measure ADC chan 0: disable 1: enable | nel enable | |
| vbat_ch≰en | 0 | RW | 1b | POR | | battery voltage measure enable 0: disable | ADC channel د | ARIHA KAN |
| Revision 0.1 | C | Copyright © 20 |)19 X-Powers L | imited. All Righ | ts Rese | rved | 30° | ≟ |



| | X-Powers | | | - 16 Par | | | April,28,2019 | | |
|---|-------------|---------|----------|----------|--------|-----|---------------------------------------|----|--|
| | | | | | | | 1: enable | 6 | |
| | vbat_h | 0x34 | | - | | | | r` | |
| Ś | × | | :111K1,X | | | 11. | ch_dbg_en_l is ch_dbg_en[1:0] | | |
| | | | 来》 | | | 条 | ch_dbg_en: | | |
| | | | | | | | 000: disable | | |
| | | | | | | | 001: vbat use all channels | | |
| | ch_dbg_en_1 | 7:6 | RW | 0b | POR | | 010: ts use all channels | | |
| | cn_dbg_en_1 | 1.0 | IV. | 0.5 | 1 OK | | 011: vbus use all channels | | |
| | | | | | | | 100: vsys use all channels | | |
| | | | | | | | 101: tdie use all channels | | |
| | | Idehile | | | Piris | | 110: gpadc use all channels | | |
| | | lgo | | | oride | | 111: reserved | | |
| | vbat_h | 5:0 | RO | 06 | POR | | vbat [13:8] | | |
| | vbat_l | 0x35 | | | | | | | |
| | vbat I | 7:0 | RO | Ob | POR | | vbat [7:0] | 4 | |
| | ts h | 0x36 | XXX | , , | | | | 10 | |
| X | ×~ | | TANK THE | | | | ADC in low frequence sample mode when | | |
| , | adc_lf_en | 7 | RW | 1b | POR | ·** | PWROFF and Battery only enable(64s) | | |
| | adc_fr_en | , | 1KW | 10 | 1 OK | | 0: disable | | |
| | | | | | | | 1: enable | | |
| | ch_dbg_en_h | 6 | RW | 0b | POR | | ch_dbg_en_h is ch_dbg_en[2] | | |
| | ts_h | 5:0 | RO | 0b | POR | | ts[13:8] | | |
| | ts_1 | 0x37 | | | | | | | |
| | ts_l | 7:0 | RO | 0b | POR | | ts[7:0] | | |
| | vbus_h | 0x38 | | | Piix | | Pin | | |
| | reserved | 7:6 | RO | 0 | oildC1 | | oldc, | | |
| | vbus_h | 5:0 | RO | 0b | POR | | vbus[13:8] | | |
| | vbus_1 | 0x39 | | | | | | | |
| | vbus_1 | 7:0 | RO | Ob | POR | | vbus[7:0] | _ | |
| | vsys_h | 0x3A | ×*** | <u>,</u> | | | | 10 | |
| × | reserved | 7:6 | RO | 0 | / | | | | |
| ' | vsys_h | 5:0 | RO | 0b | POR | 绿 | vsys[13:8] | | |
| | vsys_1 | 0x3B | • | | | * | | | |
| | vsys_l | 7:0 | RO | 0b | POR | | vsys[7:0] | | |
| | tdie_h | 0x3C | | | | | | | |
| | reserved | 7:6 | RO | 0 | / | | | | |
| | tdie_h | 5:0 | RO | 0b | POR | | tdie[13:8] | | |
| | tdie_l | 0x3D | | | | | | | |
| | tdie_l | 7:0 | RO | 0b | , POR | | tdie[7:0] | | |
| | gpadc_h | 0x3E | | | orldci | | orldo. | | |
| | reserved | 7:6 | RO | 0 | / | | | | |
| | gpadc_h | 5:0 | RO | 0b | POR | | gpadc[13:8] | | |
| | gpadc_l | 0x3F | | N.XXX | | | | _ | |
| | 71.35.2 | | 1 | 2.25.7 | | | (17) | 1 | |



| | (25) | Hddiil | | | world his | AXP2101 |
|---|----------------|---------------------|---------|---------|--------------|--|
| | X-Powers | | | THE IVE | | AXP2101 April,28,2019 |
| | gpadc 1 | 7:0 | RO | Ob | POR | gpadc[7:0] |
| | irq_en0 | 0x40 | X X X X | L. 100. | | |
| | socw12_irq_en | 7 | RW | 1b | System Reset | SOC drop to Warning Level2 IRQ(socwl2_irq) enable 0: disable 1: enable |
| | socwl1_irq_en | 6 | RW | 1b | System Reset | SOC drop to Warning Level1 IRQ(socwl1_irq) enable 0: disable 1: enable |
| | gwdt_irq_en | ldchii ⁹ | RW | 1b | System Reset | Gauge Watchdog Timeout IRQ(gwdt_irq) enable 0: disable 1: enable |
| * | newsoc_irq_en | 4 | RW | 1b | System Reset | Gauge New SOC IRQ(lowsoc_irq) enable 0: dîsable 1: enable |
| | bcot_irq_en | 3 | RW | 1b | System Reset | Battery Over Temperature in Charge mode IRQ(bcot_irq) enable 0: disable 1: enable |
| | bcut_irq_en | 2 | RW | 1b | System Reset | Battery Under Temperature in Charge mode IRQ(bcut_irq) enable 0: disable 1: enable |
| | bwot_irq_en | 1 | RW | The | System Reset | Battery Over Temperature in Work mode IRQ(bwot_irq) enable 0: disable 1: enable |
| | bwut_irq_en | 0 | RW RW | 1b | System Reset | Battery Under Temperature in Work mode IRQ(bwut_irq) enable 0: disable 1: enable |
| | irq_en1 | 0x41 | | | | |
| | vinsert_irq_en | 7 | RW | 1b | System Reset | VBUS Insert IRQ(vinsert_irq) enable 0: disable 1: enable |
| | vremove_irq_en | 6 delilik | RW | 1b | System Reset | VBUS Remove IRQ(vremove_irq) enable 0: disable 1: enable |
| | binsert_iro en | 5 | RW | 16 | System Reset | Battery Insert IRO (binsert_irq) enable 0: disable 1: enable |
| | bremove_irq_en | 4 | RW | 1b | System Reset | Battery Remove IRQ(bremove_irq) enable |



AXP2101April.28,2019

| | X-Powers | | | - 16 St | | April,28,2019 |
|----------|--|---------------------|-------|---------|----------------|---|
| | A STATE OF THE STA | | *** | | | 0: disable 1:/enable |
| | pons_irq_en | 3 | RW | 1b | System Reset | POWERON Short PRESS IRQ(ponsp_irq_en) enable 0: disable 1: enable |
| | ponl_irq_en | 2 | RW | 1b | System Reset | POWERON Long PRESS IRQ(ponlp_irq) enable 0: disable 1: enable |
| | ponn_irq_en | _{lathin} 1 | RW | 0b | System Reset | POWERON Negative Edge IRQ(ponne_irq_en) enable 0: disable 1: enable |
| <i>*</i> | ponp_irq_en | 0 | RW | 0b | System Reset | POWERON Positive Edge IRQ(ponpe_irq_en) enable 0: disable 1: enable |
| 11 | irq_en2 | 0x42 | - XX | | | i. |
| | wdexp_irq_en | 7 | RW | 0b | System Reset | Watchdog Expire IRQ(wdexp_irq) enable 0: disable 1: enable |
| | ldooc_irq_en | 6 | RW | 1b | System Reset | LDO Over Current IRQ(ldooc_irq) enable 0: disable 1: enable |
| | bocp_irq_en | idethii? 5 | RW | 0b | N System Reset | BATFET Over Current Protection IRQ(bocp_irq) enable 0: disable 1: enable |
| XX. | chgdn_irq_en | 4 | RW RW | 1b | System Reset | Battery charge done IRQ(chgdn_irq) enable 02 disable 1: enable |
| | chgst_irq_en | 3 | RW | 1b | System Reset | Charger start IRQ(chgst_irq) enable 0: disable 1: enable |
| | dotl1_irq_en | 2 | RW | 1b | System Reset | DIE Over Temperature level1 IRQ(dotl1_irq) enable 0: disable 1: enable |
| | chgte_irq_en_ | lachin 1 | RW | 16 | System Reset | Charger Safety TimerL 2 expire IRQ(chgte_irq) enable 0: disable 1: enable |
| | bovp irq_en | 0 | RW | 1b | System Reset | Battery Over Voltage Protection |
| | 774 | | .70 | | | |

33



| | | lippiid | | | notide his | Muchdetile |
|-----|--|---------------------------|---|----------|------------------------------|---|
| | X-Powers | | | THE VETT | | AXP2101 April,28,2019 |
| ż | A STATE OF THE PARTY OF THE PAR | | | | | IRQ(boxp_irq) enable 0: disable 1: enable |
| | irq0 | 0x48 | -\$\frac{1}{2}\frac{1}{ | | | A. Chable |
| | 1140 | UATO | -\/- | | . /1. | SOC drop to Warning Level IRQ |
| | socw12_irq | 7 | RW1C | 0b | POR | 0: no irq 1: irq when SOC >= Warning Level or SOC < Shundown Level to clear it |
| | | | | | | SOC drop to Shutdown Level IRQ |
| | socwll_irq | ldhill 6 | RW1C | 0b | politiciil POR | 0: no irq 1: irq when SOC >= Shutdown Level to clear it |
| | gwdt ird | 5 | RW1C | 0b | POR | Gauge Watchdog Timeout IRQ 0: no irq 1: irq |
| X | newsoc_irq | 4 | RWIC | 0b | POR 🦡 | Gauge New SOC IRQ 0: no irq 1: irq |
| | bcot_irq | 3 | RW1C | 0b | POR | Battery Over Temperature in Charge mode IRQ O: no irq 1: irq Battery Temperature to normal to clear it |
| | bcut_irq | _{ldethii} ? 2 | RW1C | OP | nolddii ^{ll} POR | Battery Under Temperature in Charge mode IRQ 0: no irq 1: irq Battery Temperature to normal to clear it |
| TX. | bwot_irq | 1 | RW16 | 0b | System Reset | Battery Over Temperature in Work mode IRQ O: no irq 1: irq Battery Temperature to normal to clear it |
| | bwut_irq | 0 | RW1C | 0b | System Reset | Battery Under Temperature in Work mode IRQ 0: no irq 1: irq Battery Temperature to normal to clear it |
| | irql | 0x49 | | | | |
| | vinsert_irq | r T | RW1C | 06 | por | VBUS Insert IRQ 0: no irq 1: irq VBUS Remove to clear it |
| | vremove_irq | 6 | RW1C | Ob | POR | VBUS Remove IRQ |
| | W. J. Z | <u> </u> | | | | "/u |



AXP2101

April,28,2019 0: no irq 1: irq VBUS Insert to clear it Battery Insert IRQ 0: no irq 5 RW1C 0b POR binsert_irq 1: irq Battery Remove to clear it Battery Remove IRQ 0: no irq bremove_irq RW1C 0b POR 4 1: irq Battery Insert to clear it POWERON Short PRESS IRQ 3 RW1C 06 System Reset 0: no irq pons_irq 1: irq POWERON Long PRESS IRQ ponl_irq 0: no irq 2 RW1C 0b System Reset 1 irq POWERON Negative Edge IRQ ponn_irq 1 RW1C 0b System Reset 0: no irq 1: irq POWERON Positive Edge IRQ 0 RW1C 0b System Reset 0: no irq ponp_irq 1: irq irq2 0x4A Watchdog Expire IRQ RW1C POR 0: no irq wdexp_irq 0b 1: irq LDO Over Current IRQ 0: no irq ldooc irq RW1C System Reset 1: irg LDO Current to normal to clear it BATFET Over Current Protection IRQ 5 RW1C 0b POR bocp_irq 0: no irq 1: irq Battery charge done IRQ 0: no irq RW1C 0b POR chgdn_irq 1: irq Battery charge start to clear it Battery charge start IRQ 0: no irq POR RW1C chgst_irq 1: irq Battery charge done to clear it

35

DIE Over Temperature level1 IRQ

0: no irq

0b

POR

dotll irq

2

RW1C



| | X-Pawers | , o | | THE VET | NOTIC | | AXP2101 April,28,2019 | * |
|-----|--------------|-------------------------|---------------|----------------|---------------------|---------|--|----------|
| | | | | | | | 1: irg | AND YAK |
| | chgte_irq | 1 | -RW1C | 0b | POR | 深圳 | Charger Safety Timer1/2 expire IRQ 0: no irq 1: irq | |
| | bovp_irq | 0 | RW1C | 0b | POR | | Battery Over Voltage Protection IRQ 0: no irq 1: irq Battery Voltage to normal to clear it | |
| ľ | ts_cfg | 0x50 | | | | | | 1 |
| | reserved | 7:5 | RO | 0 | rii? | | Pin | 1 |
| | ts_func | 4 | RW | EFUSE | POR | | TS PIN function select: 0: TS pin is the battery temperature sensor input and will affect the charger 1: TS pin is the external fixed input and doesn't affect the charger | |
| | ts_src_en | 3:2 | RW | EFUSE | POR | -1×11 | O0: off O1: on when TS channel of ADC is enabled 10: on only when TS channel is working and off when others channel is working 11: always on | |
| | | liddiin 1:0 | RW | 10b | POR Notificial Port | | current source to TS pin config 00: 20uA 01: 40uA 10: 50uA 11: 60uA | |
| L | ts_hys12h | 0x52 | | SE IV | | | W.V. | 1 |
| | ts_hys12h | 7:0 | RW | 2h | POR | | hysteresis for TS from low go to normal Thys N*16mV (default 32mV) | A TOPY A |
| XX. | ts_hysh21 | 0x53 7:0 | RW | 1h | POR | -1×11 | hysteresis for TS from high go to normal Thys = N*4mV (default 4mV) | |
| | vltf_chg | 0x54 | | | | | | |
| | vltf_chg | 7:0 | RW | 29h | POR | | VLTF in voltage of charge config VLTF = N*32 mV (default is about 0deg) This is also T1 of JEITA | |
| L | vhtf_chg | 0x55 | | | | | | 1 |
| | vhtf_chg | (de ^{til9} 7:0 | RW | 58h | notidatii POR | | VHTF in voltage of charge config VHTF = N*2 mV (default is about 55deg) This is also T4 of JEITA | |
| | vltf_work V | 0x56 | | RIV | | | Maria . | |
| | vltf work | 7:0 | RW | 3Eh | POR | | VLTF in voltage of work config VLTF N*32 mV (default is about -10deg) | A ROYA |
| | Revision 0.1 | Co | ppyright © 20 | 019 X-Powers L | imited. All Righ | ts Rese | enved 36 | . |



| | | Hochil | | | Molderile | | AVP2101 | |
|------|-------------------|------------|------|--|----------------------------|---|---|--|
| | X-Pawers | | | THE VIEW | | | AXP2101 April,28,2019 | |
| | vhtf work | 0x57 | | | | | | / |
| X | whtf_work | 7:0 | RW / | 4Ch | POR | | VHTF in voltage of work config VHTF = N*2 mV (default is about 60deg) | ř |
| 11. | jeita_cfg | 0x58 | -余》 | | | | S. S | |
| | reserved | 7:6 | RO | 0 | / | | | |
| | jeita_en | 0 | RW | EFUSE | POR | | JEITA Standard Enable 0: disable 1: enable | |
| | jeita_cv_cfg | 0x59 | | | | | | |
| | reserved | 7 | RO | 0 | / | | | |
| | jwarm_ifall | denie 6 | RW | 0b | noridchii ^Q POR | | Current fall of Warm in JEITA Standard 0: 100% 1: 50% | |
| | reserved | 5 | RO | 0 1 | / | | - This | |
| * | jcool_ifall | 4 | RW | 1b | POR | .6. | Current fall of Cool in JEITA Standard 0: 100% 1: 50% | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ |
| lli. | jwarm_vfall | 3:2 | RW | 01b | POR | *************************************** | Voltage fall of Warm in JEITA Standard 00: 0mV 01: 4.1/4.2/4.35/4.4V的1档位 10: 4.1/4.2/4.35/4.4V的2档位 11: reserved | |
| | jcool_vfall | Mediip 1:0 | RW | 00b | nordchip POR | | Voltage fall of Cool in JEITA Standard 00: 0mV 01: 4.1/4.2/4.35/4.4V的 1 档位 10: 4.1/4.2/4.35/4.4V的 2 档位 11: reserved | |
| | jeita_cool | 0x5A | | TO SERVICE SER | | | | |
| Ź | jejta_cool | 7:0 | RW | 37h | POR | | Cool Temprature(T2) in voltage of charge config VMTF = N*16 mV (default is about 10deg) | \\ \ \ |
| | jeita_warm | 0x5B | | | | -(X) | | |
| | jeita_warm | 7:0 | RW | 1Eh | POR | /, | Warm Temprature(T3) in voltage of charge config VHTF = N*8 mV (default is about 45deg) | |
| | ts_cfg_data_ h | 0x5C | | | | | | |
| | h reserved | 7:6 | RO | 0 | / | | | |
| | ts_cfg_data_h | 5:0 | RW | 2h | POR | | ts_cfg_data[13:8] | |
| | ts_cfg_data_1 | 0x5D | 100 | | norldchin Tok | | 55_515_uara[19.0] | |
| | ts_cfg_data_l | 7:0 | RW | 58h | POR | | ts_cfg_data[7:0], ts_cfg_data is TS Voltage_configured by MCU when ts_ch_en = 0b | \ \frac{1}{2} |



| | Q Hdchill | | | woldchio . | | AXP210 | |
|----------------|------------------|-------|--------------------|------------|----|---|-----|
| X-Power | | | THEIR | 71 | | AXP2102 April,28,2019 | |
| chg_cfg | 0x60 | | | | | | |
| reserved | 7:2 | RO RO | 0 | / | | 15 | (S) |
| vrechg_rechg_e | n 1 | RW | 1b | POR | ** | Recharge with Battery Voltage below Vrechg enable 0: disable 1: enable | |
| gauge_rechg_en | 0 | RW | 0Ъ | POR | | Recharge with Egauge SOC Level enable 0: disable 1: enable | |
| iprechg_cfg | 0x61 | | | | | | |
| reserved | 2011 7:4 | RO | 0 | chile / | | Ring | |
| iprechg_cfg | 3:0 | RW | 0101b | por Por | | Precharge current limit: 25*N mA 0000: 0mA 0001: 25mA 0010: 50mA 0011: 75mA 0100: 100mA 0101: 125mA 0110: 150mA 0111: 175mA 1000: 200mA 1001~1111: reserved | |
| icc_cfg | 0x62 | | | | | | |
| reserved | 7:5 | RO | 0 | .0 / | | :/0 | |
| icchg_cfg | 4:0 | RW RW | {EFUSE, Ob, EFUSE} | POR | | constant current charge current limit: 25*N mA if N<=8. 200+100*(N-8) mA if N>8 00000: 0mA 00100: 100mA 00101: 125mA 00110: 150mA 00111: 175mA 01000: 200mA 01001: 300mA 01010: 400mA 01010: 500mA 01101: 700mA 01101: 700mA 01111: 900mA 01111: 900mA 01111: 900mA | |
| iterm_cfg | 0x63 | | (S)31 | | | , (A) | 4 |



| | | ldchil | | | Mulderin | AXP2101 | |
|------|------------------|--------|----------|--|--------------------|---|--|
| | X-Powers | | | THE VE | | AXP2101 April,28,2019 | |
| | reserved | 7:5 | RO | 0b | / | | - C |
| | | | XXX | r N | | Charging termination of current enable | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| × | iterm_en | 4 | RW | 1b | System Reset | 0: disable | |
| 111. | | | -(*X) | | 深圳 | 1: enable | |
| | | | | | | Termination current limit: | 1 |
| | | | | | | 25*N mA | |
| | | | | | | 0000: OmA | |
| | | | | | | 0001: 25mA | |
| | | | | | | 0010: 50mA | |
| | | | | | | 0011: 75mA | |
| | iterm_cfg | 3:0 | RW | 0101b | POR | 0100: 100mA | |
| | iterm_cfg | dehil | | 0101b | idchil | 7C/L | |
| | NO | | | | NOTT | 0101: 125mA | |
| | TRIV. | | | TRIVE | | 0110: 150mA | |
| | X TON | | | X KINSV | | 0111: 175mA | |
| | | | | | | 1000: 200mA | 4 |
| | | | *** | 7 | | 1001 1111: reserved | ************************************** |
| X | chg_v_cfg | 0x64 | W. | | | | 4 |
| li, | reserved | 7:3 | RO | 0 | / _{**} ** | · · · · · · · · · · · · · · · · · · · | 4 |
| | | | | | | Charge voltage limit | |
| | | | | | | 000: 4.6V | |
| | | | | | | 001: 4.0V | |
| | vterm_cfg | 2:0 | RW | 011b | POR | 010: 4.1V | |
| | vterm_crg | 2.0 | KW | OTTO | 1 OK | 011: 4.2V | |
| | | | | | | 100: 4.35V | |
| | | 0; | | | 0; | 101: 4.4V | |
| | | 19CKII | | | ildehii, | 11X: reserved | |
| | tregu_thld | 0x05 | | _ | 10. | Thus. | 1 |
| | reserved | 7:2 | RO | 0 | / | W.V. | |
| | XXX | | | XX | | Thermal regulation threshold | 1 |
| | *HERY | | *** | Children Control | | 00: 60deg | * \(\hat{\partial} \) |
| | tregu_thld | 1:0 | RW A | 10b | System Reset | 01: 80deg | 3 |
| | | | C KINETO | | , xill | 10: 100deg | |
| | | | | | -"禾" | 11: 120deg | |
| | chg_tmr_cfg | 0x07 | | | | | 1 |
| | | | | | | safety timer1/2 setting during DPM or | 1 |
| | | | | | | thermal regulation | |
| | | | | | | 0: safety timer not slowed during input | |
| | tmr_dt_en | 7 | RW | 1b | POR | DPM or thermal regulation | |
| | | | | | | 1: safety timer slowed during input DPM | |
| | | Piris | | | Siris | or thermal regulation | |
| | o _n , | 600 | | | NOTO - | charge done safe timer enable | 1 |
| | chg_tmr2_en | 6 | RW | \lambda \lambd | POR | 0: disable | |
| | -110_01111 | | | -/4/1 | | 1: enable | |
| | chg_tmr2_cfg | 5:4 | RW . | 10b | POR | charge done safety timer config | |
| | 5118 cm 2 018 | υ. τ | 1VII | 100 | 1 OIL | charge done barety timer contra | de |



| | | ldchild | | | Molderif | AXP21 |
|-------------|--|-----------|--|--|------------------------|---------------------------------------|
| _ | X-Powers | | | - 16/19/4 | | April,28,20 |
| | | | | | | 00: 5hours |
| <i></i> | ************************************** | | | - | | 01: 8hours |
| × × | ζ` | | WAY. | | | 10: 12hours |
| ` | | | -1/* | | - 徐 | 11: 20hours |
| | reserved | 3 | RO | 0 | / | |
| | | | | | | pre-charge safe timer enable |
| | chg_tmr1_en | 2 | RW | 1b | POR | 0: disable |
| | | | | | | 1: enable |
| | | | | | | pre-charge safe timer config |
| | | | | | | 00: 40mins |
| ١, | chg_tmr1_cfg | dchip 1:0 | RW | 10b | ,;iQ POR | 01: 50mins |
| | ,0 | 190, | | | nordchie POR | 10: 60mins |
| | | | | | N | 11: 70mins |
| | bat_det | 0x68 | | TO SECTION OF THE PERSON OF TH | | |
| | reserved | 7:1 | RO | 0,4 | / | |
| | ×*** | | ×** | (A) | | battery detection enable |
| 1/2 | bat_det_en | 0 | RW AND THE REAL PROPERTY OF TH | 1b | POR | 0: disable |
| XY. | | | - TEXIII (1) | | - G | 1: enable |
| | chgled_cfg | 0x69 | -/1. | | -71 | -/1 |
| - | reserved | 7:6 | RO | 0 | / | |
| r | | | | | | CHGLED pin output whe the register of |
| | | | | | | chgled_func is set to 10b |
| | | | | | | 00: Hiz; |
| ľ | chgled_out_ctrl | 5:4 | RW | 00b | System Reset | 01: Low/Hiz 25%/75% duty 1Hz; |
| | | . 0 | | | | 10: Low/Hiz 25%/75% duty 4Hz; |
| | ; | 19CUIL | | | idchild | 11: drive low; |
| | reserved | 3 | RO | 0 | NO. | (i) M |
| r | A TOP TO SERVICE AND A SERVICE | | | SELV. | | CHGLED pin display function config |
| | XXXXXX | | | XXXXXX | | 00: dispaly with type A function |
| | *KENTY T | | W. | | | 01: display with type B function |
| 1/2 | chgled_func | 2:1 | RW XX | EFUSE | POR | 10: output controlled by the register |
| * | , | | a till the | | دي | chgled_out_ctrl |
| | | | =1 | | -1/* | 11: reserved |
| r | | | | | | CHGLED pin enable |
| | chgled_en | 0 | RW | 1b | POR | 0: disable CHGLED pin function |
| | _ | | | | | 1: enable CHGLED pin function |
| h | btn_chg_cfg | 0x6A | | | | |
| | reserved | 7:3 | RO | 0 | / | |
| F | | | 1 | | | Button Battery charge termination |
| | | Idehil | | | nordchile | voltage |
| | btn_chg_cfg | - | | ^ | NOTION - | 2.6~3.3V, 100mV/step, 8steps |
| | btn_chg_cfg_ | 2:0 | RW | 0116 | POR | 000: 2.6V |
| | X TOPPE | | | X KINDY | | 001: 2.7 |
| | THE STATE OF THE S | | | | | 010: 2.80 |
| y) | X | | ×2.4 |) | | *** |
| <u>%</u> ^^ | Revision 0.1 | C | opyright © 20 | J19 X-Powers L | imited. All Rights Res | servea |



| X-Pou | O ^{®riderii?} Vers | | THE VV | worldchile | | a Milla Valimondohi P | AXP210 April,28,201 |
|--|--------------------------------|------------|-----------------|--------------|-------------|----------------------------|---|
| | | | | | | 011: 2.9V | |
| ************************************** | | K. | 77 | | | 100; 3. 0V | |
| K | | | | | | 101: 3.1V | |
| | | -1×1111 | | | 宋》 | 110: 3.2V | -(***/\\\\ |
| | | | | | | 111: 3.3V | |
| dcdc_cfg0 | 0x80 | | | | | | |
| reserved | 7 | RO | 0b | / | | | |
| | | | | | | force DCDC work in CCM mod | le |
| dcdc_fccm | 6 | RW | 0b | System | Reset | 0: disable | |
| | | | | | | 1: enable | |
| | dchil ⁹ 5 | | | olSystem | | DVM voltage ramp control | |
| dvm_speed | 5 | RW | 0b | System | Reset | 0: 15.625 us/step | |
| الم | | | | | | 1: 31.250 us/step | |
| - 160 | | | - 16184 | | | DCDC5 enable | |
| dcdc5√en | 4 | RW | EFUSE | System | Reset | 0: disable | |
| A A A A A A A A A A A A A A A A A A A | | *** | 70 | | | 1: enable | |
| ××× | | 1/4/2 | | | ~ | DCDC4 enable | |
| dcdc4_en | 3 | RW | EFUSE | System | Reset | 0: disable | -(<u>*</u> *********************************** |
| | | , | | | , | 1: enable | , |
| | | | | | | DCDC3 enable | |
| dcdc3_en | 2 | RW | EFUSE | System | Reset | 0: disable | |
| | | | | | | 1: enable | |
| | | | | | | DCDC2 enable | |
| dcdc2_en | 1 | RW | EFUSE | System | Reset | 0: disable | |
| | 96 | | | 9;. | | 1: enable | |
| | delli | | | oildell | | DCDC1 enable(EFUSE.aldo1_s | start_seq=7 |
| dcdc1_en | Tilling law 0 | RW | EFUSE | System | Rosat | default=0,否则default=1) | |
| dcdc1_en | V 0 | IXW | El Obje | System | Reset | 0: disable | |
| XX. | | | XX | | | 1: enable | |
| dcdc_cfg1 | 0x81 | .34 | | | | ,* <u>#</u> | |
| A STATE OF THE PARTY OF THE PAR | | | | | | DCDC frequency spread enab | ole |
| dcdc_fspd_en | 7 | RW | 0b | System | Reset | 0: disable | |
| | | -/1/ | | | -11 | 1: enable | -//- |
| | | | | | | DCDC frequency spead range | contrl |
| dcdc_fspd_ct | rl 6 | RW | 0b | System | Reset | 0: 50KHz | |
| | | | | | | 1: 100kHz | |
| | | | | | | DCDC4 PWM/PFM Control | |
| $dcdc4_mode$ | 5 | RW | 0b | System | Reset | 0: Auto Switch | |
| | :0 | | | | | 1: Always PWM | |
| | dehir | | | ildehild | | DCDC3 PWM/PFM Control | |
| dcdc3_mode | 1 A | RW | 0b | System | Reset | 0: Auto Switch | |
| | V | | THE LIVE | | | 1: Always PWM | |
| dcdc2 mode | 3 | RW | 0b | System | Reset | DCDC2 PWM/PFM Control | |
| ucuczynioue | J | IVW | NO NO | System | VESEL | 0: Auto Switch | |
| Revision 0.1 | | Onvright © | 2019 X-Powers L | imited All P | Rights Rose | orved | .2. |



| | _ | | RALLY TO | notderife | AXP2 |
|---|--------|---|--|--------------|---|
| X-Powers | | | A T | ı | April,28,2 |
| *** | | ** | | | 1: Always PWM |
| Ex San | | 14.59 |) | | DCDC1 PWM/PFM Control |
| dcdc1_mode | 2 | RWA | 0b | System Reset | 0: Auto Switch |
| | | | | = ** | 1: Always PWM |
| | | | | | DCDC UVP debounce time config 00: 60us |
| dcdc_uvp_dbc | 1:0 | RW | 00b | POR | 01: 120us |
| dede_dvp_dbe | 1.0 | IX" | 000 | TOR | 10: 180us |
| | | | | | 11: 240us |
| dcdc1_cfg | 0x82 | | | | 11. 2.335 |
| reserved | %7:5 | RO | 0 | ,ii9 / | 9 |
| .1 | loci | | | olideli | DCDC1 output voltage config |
| | | | | 71 | 1.5~3.4V, 100mV/step, 20steps |
| | | | THE PLANT OF THE PARTY OF THE P | | 00000: 1.5 |
| dcdc1_out | 4:0 | RW | EFUSE | System Reset | 00001: 4-6V |
| N. W. | | X. N. | | | |
| K. | | AN A | | | 10011: 3.4V |
| | | -\$\frac{1}{2}\frac{1}{ | | -\$X | 10100~11111: reserved |
| dcdc2_cfg | 0x83 | | | | · · |
| | | | | | DCDC2 DVM enable control |
| dcdc2_dvm_en | 7 | RW | 0b | System Reset | 0: disable |
| | | | | | 1: enable |
| | | | | | DCDC2 output voltage config |
| | | | | | 0.5°1.2V, 10mV/step, 71steps |
| | Achilo | | | dchil | 1. 22 ² 1. 54V, 20mV/step, 17steps 0000000: 0.50V |
| les . | 3100 | | | noldehil? | 0000001: 0.51 |
| WILL. | | | ALIV TO | | |
| dcdc2_out | 6:0 | RW | EFUSE | System Reset | 1000110; 1. 20V |
| and the second | | .X | | | 1000111: 1. 22V |
| dedc2_out | | 1/4/53 | + | | 1001000: 1.24V |
| | | Etllith ? | | AX | <u> </u> |
| | | -1/* | | ** | 1010111: 1.54V |
| | | | | | 1011000~11111111: reserved |
| dcdc3_cfg | 0x84 | | | | |
| | | | | | DCDC3 DVM enable control |
| dcdc3_dvm_en | 7 | RW | 0b | System Reset | 0: disable |
| | | | | | 1: enable |
| | Qia | | | Qi; | DCDC3 output voltage config |
| | 6:0 | | | Sildeli. | 0.5~1.2V, 10mV/step, 71steps |
| dcdc3_out | 6:0 | RW | EFUSE | System Reset | 1. 22~1. 54V, 20mV/step, 17steps |
| THE IN | | | TO THE PARTY OF TH | | 1.6~3.4V,100mV/step,19steps 0000000: 0.50V |
| NA ANT | | | AXXXX | | 0000000: 0.30V 0000003: 0.51V |
| × 1/2/2 / | | | | | 00000003, 0.314 |



AXP2101

| | 'S | | -/K/N | | - 100° | April,28,2019 |
|--|---------------------|--|--|---------------------------------|---|-------------------|
| A STATE OF THE STA | | | | e ^{xy} | 1000110: 1.20V 1000111: 1.22V | |
| | | | | *** | 1001000: 1.24V | -5/ X- |
| | | | | | 1010111: 1.54V | |
| | | | | | 1011000: 1.60V | |
| | | | | | 1011001: 1.70V | |
| | | | | | ••••• | |
| | | | | | 1101011: 3.40V | |
| | Pin | | | Sig | 1101100~1111111: reserved | d |
| dcdc4_cfg | 0x85 | | | oldo | olida | |
| reserved | 7 | RO | 0 | / | ALS NO. | |
| - Aller | | | - KINDER | | DCDC4 output voltage conf | |
| | | | | | 0.5~1.2V,10mV/step,71step | |
| A STATE OF THE STA | | XXX | , , | | 1.22~1.84V,20mV/step,32st | teps |
| XXX | | | ļ | | 0000000: 0.50V | |
| 'iii | | 深圳 | | 深圳 | 0000001: 0.51V | 染圳 |
| dcdc4_out | 6:0 | RW | EFUSE | System Reset | | |
| | | | | | 1000110: 1.20V | |
| | | | ļ | | 1000111: 1.22V 1001000: 1.24V | |
| | | | | | 1001000: 1.24 | |
| | | | ļ | | 1100110: 1.84V | |
| | | | | _ | 1100111~1101000: reserved | d |
| dcdc5_cfg | 0x86 | | | idenia | ,dchin | |
| reserved | 7:6 | RO | 0 | noti | _@Moti | |
| THE IV | | | RELIV . | | slow down dcdc5 frequency | y compensation |
| slow_compen | 5 | RW | Ob | System Reset | enable | |
| DIO III DOI | | 2011 | | | | |
| WAY OF THE PROPERTY OF THE PRO | | ×** | E. | | 0: disable | |
| A A STATE OF THE PARTY OF THE P | | | ************************************** | | 1: enable | |
| A A A A A A A A A A A A A A A A A A A | | -ŞŽIIITI K | | · · · | 1: enable DCDC5 output voltage conf | (2) 1. |
| A STATE OF THE STA | | - Filler | | - Şe ^{yi} | 1. enable DCDC5 output voltage cont 1.4~3.7V,100mV/step,24ste | (2) 1. |
| dodo5 out | | -Signature Control of the Control of | | System Posset | 1: enable DCDC5 output voltage conf 1.4~3.7V,100mV/step,24ste 00000: 1.4V | 65,1 |
| dede5_out | 4:0 | RW | EFUSE | System Reset | 1: enable DCDC5 output voltage confi 1.4~3.7V,100mV/step,24ste 00000: 1.4V 00001: 1.5V | 65,7 |
| dcdc5_out | | RW | | System Reset | 1. enable DCDC5 output voltage cond 1. 4~3. 7V, 100mV/step, 24ste 00000: 1. 4V 00001: 1. 5V | 65,1 |
| dcdc5_out | | RW | | System Reset | 1: enable DCDC5 output voltage cond 1.4~3.7V,100mV/step,24ste 00000: 1.4V 00001: 1.5V 10111: 3.7V | (2) 1. |
| | 4:0 | RW | | System Reset | 1. enable DCDC5 output voltage cond 1. 4~3. 7V, 100mV/step, 24ste 00000: 1. 4V 00001: 1. 5V | 65,7 |
| dcdc5_out dcdc_oc_cfg reserved | | RW RO | | System Reset | 1: enable DCDC5 output voltage cond 1.4~3.7V,100mV/step,24ste 00000: 1.4V 00001: 1.5V 10111: 3.7V | 657 |
| dcdc_oc_cfg | 4:0 0x87 | | EFUSE | System Reset | 1: enable DCDC5 output voltage cond 1.4~3.7V,100mV/step,24ste 00000: 1.4V 00001: 1.5V 10111: 3.7V | eps |
| dcdc_oc_cfg reserved | 0x87 | RO | EFUSE | ndreddii / | 1. enable DCDC5 output voltage conf 1. 4~3. 7V, 100mV/step, 24ste 00000: 1. 4V 00001: 1. 5V 10111: 3. 7V 11000~11111: reserved | eps |
| dcdc_oc_cfg | 4:0 0x87 | | EFUSE | System Reset System Reset POR | 1: enable DCDC5 output voltage cond 1. 4~3. 7V, 100mV/step, 24ste 00000: 1. 4V 00001: 1. 5V 10111: 3. 7V 11000~11111: reserved DCDC3 OC threshold config | eps |
| dcdc_oc_cfg reserved | 0x87 | RO | EFUSE | ndreddii / | DCDC5 output voltage cont 1.4~3.7V, 100mV/step, 24ste 00000: 1.4V 00001: 1.5V 10111: 3.7V 11000~11111: reserved DCDC3 OC threshold config 00: 3A | eps |
| dcdc_oc_cfg reserved | 0x87 0x87 7:6 | RO RW | efuse 0 | ndreddii / | DCDC3 OC threshold config 00: 3A 01: 4A | eps |



| | ldchile | | | notekin | AXP210 | 1 |
|--|-------------|---|---------------|-------------------------|--|-------------|
| X-Powers | | | THE IV | | AXP210: April,28,2019 | |
| XA ^T . | | | X4 . | | 11: 5A | ~XXXX |
| XX.XX) | | XXX | r, | | DCDC2 OC threshold config: | X. 3 Ser. 1 |
| Š.V | | 18 TAN | | | 00: 2.5A | ,10 |
| dcdc2_oc | 3:2 | - RW | EFUSE | POR | 01: 3A | |
| | 3.2 | kr | 21 002 | , , | 10: 3.5A | |
| | | | | | 11: 4A | |
| | | | | | DCDC1 OC threshold config: | |
| | | | | | 00: 2.5A | |
| J. J. 1 | 1.0 | DW | EDUCE | POR | 01: 3A | |
| dcdc1_oc | 1:0 | RW | EFUSE | FOR | | |
| | | | | _ | 10: 3.5A | |
| 11 00 | doile a a a | | | , dehill | 11: 4A | |
| ldo_en_cfg0 | 0x90 | | | notice . | wolfe. | |
| WILL. | | | ALIV TO | | dldo1 enable | |
| dldo1_en | 7 | RW | EFUSE | System Reset | 0: disable | × 10 |
| NAT N | | 1 | 0XX | | 1: enable | CXXXX |
| XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX | | XXX | L | | cpusldo enable | *** |
| cpusldo_en | 6 | RW | EFUSE | System Reset | 0. disable | ,,,, |
| | | -\$\frac{1}{2}\frac{1}{ | | -\$ ^X | 1: enable | |
| | | V | | ţ. | bldo2 enable | |
| bldo2_en | 5 | RW | EFUSE | System Reset | 0: disable | |
| | | | | | 1: enable | |
| | | | | | aldo1 enable | |
| bldo1_en | 4 | RW | EFUSE | System Reset | 0: disable | |
| | _ | | | | 1: enable | |
| | | | | | aldo4 enable | |
| aldo4_en | ldenie 3 | RW | EFUSE | System Reset | 0: disable | |
| ardo4_en | 0 3 | IXW | ELOSE | Norstem Reset | 1: enable | |
| | | | AIV. | 5 | 113 | |
| - A | | | - KING - | | aldo3 enable | -10 |
| aldo3_en | 2 | RW | EFUSE | System Reset | 0: disable | NXA T |
| ALLOW YORK TO A STATE OF THE ST | | ×.** | (V) | | 1: enable | × 3000 |
| Ŷ. | | 18 THE | | | aldo2 enable | |
| aldo2_en | 1 | RW | EFUSE | System Reset | 0: disable | |
| | | /1. | | -11 | 1: enable | |
| | | | | | aldo1 enable(EFUSE.aldo1_start_seq=7 F | 寸 |
| aldo1_en | 0 | RW | EFUSE | System Reset | default=0,否则 default=1) | |
| ardor_en | U | I/M | ELUSE | Jystem Neset | 0: disable | |
| | | <u>l</u> | | | 1: enable | |
| ldo_en_cfg1 | 0x91 | | | | | |
| reserved | 7:1 | RO | 0 | / | | |
| | IdCLIIR | | | Metrik | dldo2 enable | |
| dldo2_en | 0 | RW | EFUSE | System Reset | 0: disable | |
| WIN. | Ĭ | ==-/ | AIV | | 1: enable | |
| aldol_efg | 0x92 | | - NO. | | | -/4 |
| 7.50 | | PO | (0) T | / | | |
| reserved | 7:5 | RO | 100 E | / | | XXXXXXXX |
| Revision 0.1 | С | opyright © 20 | 19 X-Powers L | imited. All Rights Rese | rved 4 | 4 |
| | | E HILLY | | (EX) | in the state of th | |



| | | Idetiil | | | and the control of th | Makin | |
|--|-----------|-------------------------|-------|--------|--|--|--|
| | X-Powers | , | | THE VE | | AXL. | (P2101 ,28,2019 |
| T. | aldo1_out | 4:0 | - jew | EFUSE | System Reset | aldo1 output voltage config 0.5 3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V | SENIE PER SENIE SE |
| | | | | | | 11111: reserved | |
| | aldo2_cfg | 0x93 | | _ | , | | |
| | reserved | 7:5 | RO | 0 | / | | |
| | aldo2_out | 4:0 | RW | EFUSE | System Reset | aldo2 output voltage config 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V | |
| | | | | | | 11110: 3,5V | |
| | (1) 1 0 C | 0.04 | | | | 11111: reserved | 11 × 1 |
| | aldo3_cfg | 0x94 7:6 | -R0 | 0 | / 🔌 | <u> </u> | A HINTER |
| | reserved | 7:0 | -ZKO. | 0 | / 🔆 | aldo3 output voltage config | -徐* |
| | aldo3_out | 4:0 | RW | EFUSE | System Reset | 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: reserved | |
| | aldo4_cfg | 0x95 | | | aldehi. | Hdchi. | |
| | reserved | 7:6 | RO | 0 | n / | | |
| The state of the s | aldo4_out | 4:0 | RW A | EFUSE | System Reset | aldo4 output voltage config 0.5~3.5V. 100mV/step, 31steps 00000. 0.5V 00001: 0.6V 11110: 3.5V 11111: reserved | - Skilling to Skilling to the |
| | bldol_cfg | 0x96 | | | | | |
| | reserved | 7:5 | RO | 0 | / | | |
| | bldo1_out | (del ⁱⁱ⁰ 4:0 | RW | EFUSE | System Reset | bldo1 output voltage config 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V | |
| | bldo2_cfg | 0x97 | | | | | |
| | -7.142-0 | | , NO. | 1/2 | | M Vi | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |




| | | haching | | | Moldchip | | |
|--|---|---------|----------|--------|---------------------------------------|---|---|
| | X-Powers | | | THE VE | | AA AA | P2101 1,28,2019 |
| | reserved | 7:5 | RO | 0,7 | / | | 4 |
| | K S S S S S S S S S S S S S S S S S S S | | 采圳秩序 | | Ą. | bldo2 output voltage config 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V | · Frilling in the state of the |
| | bldo2_out | 4:0 | RW | EFUSE | System Reset | 00001: 0.6V 11110: 3.5V 11111: reserved | |
| | cpusldo_cfg | 0x98 | | | | TITITI TOBOLYOU | |
| | reserved | 7:5 | RO | 0 | / | | |
| | | 4:0 | RW | EFUSE | System Reset | cpusldo output voltage config 0.5~1.4V, 50mV/step, 20steps 00000: 0.50V 00001: 0.55V | |
| | dldo1_cfg | 0x99 | | d. | ġ.ķi | 10010: 1.40V 10100~11111: reserved | CHIEF TO STATE OF THE PARTY OF |
| | reserved | 7:5 | RO | 0 | -1 1 -1 | | -徐 |
| | dldo1_out | 4:0 | RW | EFUSE | System Reset | dldo1 output voltage config 0.5~3.5V, 100mV/step, 31steps 00000: 0.5V 00001: 0.6V 11110: 3.5V 11111: reserved | |
| | dldo2_cfg_ | 0x9A | | | NO. | ©hou. | |
| | reserved | 7:5 | RO | 0 | / | W.V. | |
| THE STATE OF THE S | dldo2_out | 4:0 | RWALLE | EFUSE | System Reset | dldo2 output voltage config 0.5~1.4V, 50mV/step, 20steps 00000: 0.50V 00001: 0.55V | şilli (İrizini) |
| | • | 0.00 | | | | 10100~11111: reserved | |
| | ip_ver | 0x00 | DO. | 011 | DOD | Francisco ID | |
| | ip_ver | 7:0 | RO | 01h | POR | Egauge IP version | |
| | brom | 0x01 | DW | | DOD | Pottony possester pou | |
| | brom | 7:0 | RW | XX | POR | Battery parameter ROM | |
| | config | 0x02 | DO. | 01 | 1011dc, | iondci, | |
| | reserved | 7:6 | RO | 0b | , , , , , , , , , , , , , , , , , , , | reserved | |
| | reserved rom_sel | 5 4 | RW RW | 0b | POR POR | ROM or SRAM select 1: select sram; | |



| ĺ | | | | | | 0: select rom; |
|---|----------------|------|------|------|-------|--|
| | reserved | 3:1 | RO K | r 0b | / | reserved |
| | % bromup_en | 0 | ŖŴ | 0b | POR 🎏 | brom writer control 1:enable 0:disable |
| | soc | 0x04 | | | | |
| | soc | 7:0 | RO | 00h | POR | battery persentage |

9. Application Information



Pin



10.Package and Ordering Information

10.1 Package Information

AXP2101 package is QFN5*5, 40-pin. Figure 10-1 shows AXP2101 package.

待提供

Figure 10-1 Package Information

10.2 Marking information

Figure 10-2 shows AXP2101 marking.

待提供

Figure 10-2 AXP2101 Marking

Table 10-1 describes AXP2101 marking information.

Table 10-1 AXP2101 Marking Definitions

| Z 14. | 14010 10 101111 2101 | ZV. | ∑ /X. | | |
|-------|----------------------|---------------|---------------|--|--|
| No. | Marking | Description | Fixed/Dynamic | | |
| 1 | AXP2101 | Product name | Fixed | | |
| 2 | LLLLLCB | Lot number | Dynamic | | |
| 3 | XXX1 | Date code | Dynamic ** | | |
| 4 | | X-POWERS logo | Fixed | | |
| 5 | White dot | Package pin 1 | Fixed | | |

10.3 Carrier

Table 10-2 shows AXP2101 tray carrier information

910

Table 10-2 Tray Carrier Information

| | | 3,63 |
|--|---------------|--|
| ltem | Color | Size |
| Aluminum foil bags | Silvery white | 540mm x 300mm x 0.14mm |
| Pearl cotton cushion(Vacuum bag) | White | 12mm x 680mm x 185mm |
| Pearl cotton cushion (The Gap between vacuum bag and inside box) | White | Left-Right:12mm x 180mm x 85mm Front-Back:12mm x 350mm x 70mm |
| Inside Box | White | 396mm x 196mm x 96mm |
| Outside Box | White | 420mm x 410mm x 320mm |

Figure 10-3 shows tray dimension drawing of AXP2101.






Figure 10-3 Tray Dimension Drawing

Table 10-3 shows AXP2101 packing quantity.

Table 10-3 Packing Quantity Information

| Туре | Quantity | Part Number |
|------|-----------------|-------------|
| Tray | 490pcs/Tray | AXP2101 |
| Ilay | 10Trays/package | AXI 2101 |

10.4 Storage

10.4.1 Moisture Sensitivity Level(MSL)

A package's MSL indicates its ability to withstand exposure after it is removed from its shipment bag, a low MSL device sample can be exposed on the factor floor longer than a high MSL device sample. ALL MSL are defined in Table 10-4.

Table 10-4 MSL Summary

| MSL | | Out-of-bag floor life | Comments |
|-----|--|-----------------------|--------------|
| 1 | | Unlimited | ≤30°C /85%RH |
| 2 | | 1 year | ≤30°C /60%RH |
| 2a | | 4 weeks | ≤30°C /60%RH |
| 3 | | 168 hours | ≤30°C /60%RH |
| 4 | 0; | 72 hours | ≤30°C /60%RH |
| 5 | oildchin | 48 hours | ≤30°C /60%RH |
| 5a | WIN THE STATE OF T | 24 hours | ≤30°C /60%RH |
| 6 | THIS OF THE PARTY | Time on Label(TOL) | ≤30°C /60%RH |

AXP2101 device samples are classified as MSL3.



10.4.2 Bagged Storage Conditions

The shelf life of AXP2101 are defined in Table 10-5.

Table 10-5

| Packing mode | Vacuum packing |
|---------------------|----------------|
| Storage temperature | 20°C~26°C |
| Storage humidity | 40%~60%RH |
| Shelf life | 6 months |

10.4.3 Out-of-bag Duration

It is defined by the device MSL rating. The out-of-bag duration of AXP2101 is as follows.

Table 10-6 Out-of-bag Duration

| Storage temperature | 20°C~26°C _{∡8′} ¹ / ₁ | _{te} thi? |
|---------------------------------|--|--|
| Storage humidity | 40%~60%RH | Morto |
| Moisture Sensitivity Level(MSL) | 3 | #1/V |
| Floor life | 168 hours | ************************************** |

For no mention of storage rules in this document, please refer to the latest IPC/JEDEC J-STD-020C.

10.5 Baking

It is not necessary to bake AXP2101 if the conditions specified in Section 16.4.2 and Section 16.4.3 have not been exceeded. It is necessary to bake AXP2101 if any condition specified in Section 10.4.2 and Section 10.4.3 have been exceeded.

It is necessary to bake AXP2101 if the storage humidity condition has been exceeded. We recommend that the device sample removed from its vacuum bag more than 2 days should be baked to guarantee production.

Table 10-7 Baking Conditions

| Surrounding | Bake@125℃ | Note |
|-------------|-----------|--|
| Nitrogen | 8 hours | Recommended condition. Not exceed 3 times. |
| Air | 2 hours | Acceptable condition. Not exceed 3 times. |

CAUTION: If baking is required, the devices must be transferred into trays that can be baked to at least 125°C. Devices should not be baked in tape and reel carriers at any temperature

11. Reflow Profile

The reflow profile recommended in this document is a lead-free reflow profile that is suitable for pure lead-free technology of lead-free solder paste.

Figure 10-1 shows the typical reflow profile of AXP2101 device sample.






Figure 11-1 AXP2101 Typical Reflow Profile

Reflow profile conditions of AXP2101 device sample is given in Table 11-1.

Table 11-1 AXP2101 Reflow Profile Conditions

| | QTI typical SMT reflow profile conditions (for reference only) | |
|----------------------|--|-------------------------------|
| | Step | Reflow condition |
| Facilities | N2 purge reflow usage (yes/no) | Yes, N2 purge used |
| Environment | If yes, O2 ppm level | O2 < 1500 ppm |
| А | Preheat ramp up temperature range | 25 °C -> 150 °C |
| B _{zchi} í? | Preheat ramp up rate | 1.5~2.5 ℃ /sec |
| Conord | Soak temperature range | 150℃ -> 190℃ |
| D, | Soak time | 80~110 sec |
| ¥ E | Liquidus temperature | 217℃ |
| F | Time above liquidus | 60-90 sec |
| G G | Peak temperature | 240-250℃ |
| Н | Cool down temperature rate | ≤4°C/sec |

RAMINE STATE OF THE A THE VIEW

δľ



Declaration

THIS DOCUMENTATION IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF X-POWERS. REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF X-POWERS AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE PURCHASED PRODUCTS, SERVICES AND FEATURES ARE STIPULATED BY THE CONTRACT MADE BETWEEN X-POWERS AND THE CUSTOMER. PLEASE READ THE TERMS AND CONDITIONS OF THE CONTRACT AND RELEVANT INSTRUCTIONS CAREFULLY BEFORE USING, AND FOLLOW THE INSTRUCTIONS IN THIS DOCUMENTATION STRICTLY. X-POWERS ASSUMES NO RESPONSIBILITY FOR THE CONSEQUENCES OF IMPROPER USE(INCLUDING BUT NOT LIMITED TO OVERVOLTAGE, OVERCLOCK, OR EXCESSIVE TEMPERATURE).

THE INFORMATION FURNISHED BY X-POWERS IS PROVIDED JUST AS A REFERENCE OR TYPICAL APPLICATIONS. ALL STATEMENTS, INFORMATION, AND RECOMMENDATIONS IN THIS DOCUMENT DO NOT CONSTITUTE A WARRANTY OF ANY KIND, EXPRESS OR IMPLIED. X-POWERS RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE.

NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF X-POWERS. THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. X-POWERS SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. X-POWERS SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.

A SHELLER KING TO THE WORLD