

# 1000 Multi-Cycle CPU


ENGR 3410 - Computer Architecture



#### **Pipelining**

- Latency
- Throughput
- Exercise:
  - Start sheet of paper at one end of a table
  - Each person signs paper
  - Paper arrives at end of table signed by all
  - Start a second sheet
  - -
  - Time for one sheet, time for n sheets, time from one sheet to the next
  - Start a sheet of paper at one end of a table
  - First person signs it, passes it on
  - Second person signs first sheet, first person signs second sheet
  - .
  - Time for one sheet, time for n sheets, time from one sheet to the next





### **Multicycle Processor Changes**

- Only one memory
  - Shared between instructions and data
- Only one ALU/adder
  - Use ALU for instructions & PC computations
- · Add registers to datapath
  - IR: instruction register
  - MDR: Memory Data Register
  - A & B: Values read from register file
  - ALUout: Output of ALU


### Cycle 1: Instruction Fetch


• Put the instruction to execute into the Instruction Register (IR)

RTL:

• Set the PC to the next instruction (ignore branches)

RTL:






### Cycle 2: Instruction Decode, Register Fetch


• Store the two GPR operands into registers A and B

RTL:

 Compute Branch Target (in case it's a branch operation, won't have time later)

RTL:







### Cycle 3 (Branch)

 Branch (Beq): Branch address in ALUout. Set PC to branch address if A == B


RTL:






### Cycle 3-4 (Add, Subtract)


- Cycle 3: compute function in ALU, operands in A & B. Store in ALUout RTL:
- Cycle 4: Write value from ALUout to destination register RTL:






### Cycle 3-4 (Store)


- Cycle 3: compute address from operand A and IR[15-0], put into ALUout RTL:
- Cycle 4: Store value from operand B to address specified in ALUout RTL:






### Cycle 3-5 (Load)

- Cycle 3: compute address from operand A and IR[15-0], put into ALUout RTL:
- Cycle 4: Load value from address specified in ALUout to MDR
   RTL:
- Cycle 5: Write value from MDR to destination register
   RTL:





### Multicycle Processor Control


- Need to control data path to perform required operations
  - Multiple cycles w/different control values each cycle, so control is an FSM.

#### Finite State Control

#### Finite state machine:


 $Input Alphabet\ x\ Output Alphabet\ x\ States\ x\ Initial State\ x\ Transition Function\ x\ Output Function$ 


- ① Starts in input state
- 2 Receives input
- ③ Produces output. (If output depends only on state, Moore Machine. If output depends on state and input, Mealy machine.)
- 4 Based on current state and input, transition to next state
- ⑤ Go to Step 2



### Control FSM


• Opcodes: LW 35, SW 43, BEQ 4, add/sub 0






### Combinational Logic Choices


- Discreet logic: compute each output bit and next state bit
- 2-level logic device: PLA
- ROM: A direct implementation of a complete truth table. Append input bits and state bits and wire to address pins of ROM. Wire output bits to control and next state buses. Store the truth table in the ROM.








#### Multicycle Datapath Control 1: IR = Mem[PC] PC = PC + 4 PC Mem Reg IR State SrcA SrcB Op Dest MemIn RegIn PCSrc 2: A = Reg[Rs] B = Reg[Rt] ALUOut = 3Br PC + (SE(imm16) << 2) 3Rt 3Br: Zero = (A-B) If (zero) PC = ALUout 4Rt 3Rt: ALUout = A op B 3St 4St 4Rt: Reg[Rd] = ALUout 3St: ALUout = A + SE(Imm16) 4Lo 4St: Mem[ALUout] = B 5Lo 3Lo: ALUout = A + SE(Imm16) Rt[20:16] 4Lo: MDR = Mem[ALUout] PC SE Rd[15:11] ALUout ALUout ALUout 5Lo: Reg[Rt] = MDR В


_	Multicycle Datapath Control											
		WE				ALU						`
State	PC	Mem	Reg	IR	SrcA	SrcB	Ор	Dest	MemIn	RegIn	PCSrc	1: IR = Mem[PC]
1	1	0	0	1	PC	4	+	Х	PC	Х	ALU	PC = PC + 4 2:
2	0	0	0	0	PC	<<2	+	Х	Х	Х	Х	A = Reg[Rs] B = Reg[Rt]
3Br	(zero	0	0	0	Α	В	-	Х	Х	Х	ALUout	ALUOut = PC + (SE(imm16) << 2) 3Br:
3Rt	0	0	0	0	А	В	(IR)	Х	Х	Х	Х	Zero = (A-B) If (zero) PC = ALUout
4Rt	0	0	1	0	Х	Х	Х	Rd	Х	ALUout	Х	3Rt: ALUout = A op B
3St	0	0	0	0	Α	SE	+	Х	Х	Х	Х	ALUOUT = A OP B  4Rt:
4St	0	1	0	0	Х	Х	Х	Х	ALUout	Х	Х	Reg[Rd] = ALUout
3Lo	0	0	0	0	Α	SE	+	Х	Х	Х	Х	3St: ALUout = A + SE(Imm16)
4Lo	0	0	0	0	Х	Х	Х	Х	ALUout	Х	Х	4St: Mem[ALUout] = B
5Lo	0	0	1	0	Х	Х	Х	Rt	Х	MDR	Х	3Lo:
					A	<<2		Rt[20:16]	PC	MDR	ALU	ALUout = A + SE(Imm16)  4Lo: MDR = Mem[ALUout]
					PC	SE		Rd[15:11]	ALUout	ALUout	ALUout	5Lo:
						В						Reg[Rt] = MDR
						4						/
34												





























### Multicycle CPI

• Compute the CPI of the machine, given the frequencies specified

$$CPI = \sum_{types} (Cycles_{type} * Frequency_{type})$$

Instruction Type	Type Cycles	Type Frequency	Cycles * Freq
ALU		50%	
Load		20%	
Store		10%	
Branch		20%	
		CPI:	

### Multicycle CPI

• Compute the CPI of the machine, given the frequencies specified

$$CPI = \sum_{types} (Cycles_{type} * Frequency_{type})$$

Instruction Type	Type Cycles	Type Frequency	Cycles * Freq
ALU	4	50%	2.0
Load	5	20%	1.0
Store	4	10%	0.4
Branch	3	20%	0.6
		CPI:	4.0

4

## Multicycle Summary

• By splitting the single-cycle datapath up we achieve:

### Multicycle Summary

- By splitting the single-cycle datapath up we achieve:
  - Faster clock cycle
  - Variable duration instructions
  - (big CPI, but clock cycle more than compensates)
  - Hardware reuse (ALU, Memory)
- But, more complex control

40