
# 0111 A Single Cycle CPU

ENGR 3410 - Computer Architecture Fall 2010

# Datapath & Control

• Readings 4.1 - 4.4



- Datapath: System for performing operations on data, plus memory access.
- Control: Control the datapath in response to instructions.



Develop complete CPU for subset of instruction set

Memory: lw, sw
Branch: beq
Arithmetic: addi

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 OP RS RT 16 bit Address/Immediate

Arithmetic: add, sub


31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 OP RS RT RD SHAMT FUNCT

Jump: j

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 OP 26 bit Address

Most other instructions similar

### **Execution Cycle**



- Obtain instruction from program storage
- Determine required actions and instruction size
- · Locate and obtain operand data
- Compute result value or status
- · Deposit results in storage for later use
- Determine successor instruction

# **Processor Overview** Overall Dataflow PC fetches instructions Instructions select operand registers, ALU immediate values ALU computes values Load/Store addresses computed in ALU Result goes to register file or Data memory Data Instruction Registers Address Register # Data Data out memory Register # Data **in**

### **Processor Design**


Convert instructions to Register Transfer Level (RTL) specification

```
Instruction = Memory[PC];
PC = PC + 4;
```

RTL specifies required interconnection of units and specifies semantics

Control designed to achieve given paths for each instruction

```
Instruction Fetch
Instruction = Mem[PC];  // Fetch Instruction
PC = PC + 4;  // Increment PC (32bit)
```



### Add/Subtract RTL

```
Add instruction: add rd, rs, rt

Instruction = Mem[PC];

Reg[rd] = Reg[rs] + Reg[rt];

PC = PC + 4;

Subtract instruction: sub rd, rs, rt

Instruction = Mem[PC];


Reg[rd] = Reg[rs] - Reg[rt];


PC = PC + 4;

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

OP RS RT RD SHAMT FUNCT
```

### R-format






### Add Immediate RTL


Instruction = Mem[PC];
Reg[rt] = Reg[rs] + SignExtend(imm);
PC = PC + 4;

Add immediate instruction: addi rt, rs, imm


31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 OP RS RT 16 bit Address/Immediate


I-format








# Load RTL Load Instruction: lw rt, imm(rs) Instruction = Mem[PC]; Addr = Reg[rs] + SignExtend(imm); Reg[rt] = Mem[Addr]; PC = PC + 4; 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 OP RS RT 16 bit Address/Immediate I-format















### Branch RTL


I-format
























## Control

- Identify control points for pieces of datapath
  - Instruction Fetch Unit
  - ALU
  - Memories
  - Datapath muxes
  - Etc.
- Use RTL for determine per-instruction control assignments


# **Control Signals**

Func	100000	100010	XXXXXX	XXXXXX	XXXXXX	XXXXXX
Ор	000000	000000	100011	101011	000100	000010
	add	sub	lw	sw	beq	j




Contro	l Cianal	_
Contro	l Signal	2

Func	100000	100010	XXXXXX	XXXXXX	XXXXXX	XXXXXX
Ор	000000	000000	100011	101011	000100	000010
	add	sub	lw	sw	beq	j
RegDst	1					
ALUSrc	0					
MemToReg	0					
RegWr	1					
MemWr	0					
Branch	0					
Jump	0					
ALUCntrl	Add					




Contro	l Signals

Func	100000	100010	XXXXXX	XXXXXX	XXXXXX	XXXXXX
Ор	000000	000000	100011	101011	000100	000010
	add	sub	lw	SW	beq	j
RegDst	1	1				
ALUSrc	0	0				
MemToReg	0	0				
RegWr	1	1				
MemWr	0	0				
Branch	0	0				
Jump	0	0				
ALUCntrl	Add	Sub				




Contro	l Cianal	_
Contro	l Signal	2


Func	100000	100010	XXXXXX	XXXXXX	XXXXXX	XXXXXX
Op	000000	000000	100011	101011	000100	000010
	add	sub	lw	SW	beq	j
RegDst	1	1	0			
ALUSrc	0	0	1			
MemToReg	0	0	1			
RegWr	1	1	1			
MemWr	0	0	0			
Branch	0	0	0			
Jump	0	0	0			
ALUCntrl	Add	Sub	Add			




Control Signa	เโร


Func	100000	100010	XXXXXX	XXXXXX	XXXXXX	XXXXXX
Ор	000000	000000	100011	101011	000100	000010
	add	sub	lw	SW	beq	j
RegDst	1	1	0	Х		
ALUSrc	0	0	1	1		
MemToReg	0	0	1	Х		
RegWr	1	1	1	0		
MemWr	0	0	0	1		
Branch	0	0	0	0		
Jump	0	0	0	0		
ALUCntrl	Add	Sub	Add	Add		





Func	100000	100010	XXXXXX	XXXXXX	XXXXXX	XXXXXX
Ор	000000	000000	100011	101011	000100	000010
	add	sub	lw	sw	beq	
RegDst	1	1	0	Х	Х	
ALUSrc	0	0	1	1	0	
MemToReg	0	0	1	Х	Х	
RegWr	1	1	1	0	0	
MemWr	0	0	0	1	0	
Branch	0	0	0	0	1	
Jump	0	0	0	0	0	
ALUCntrl	Add	Sub	Add	Add	Sub	





<b>-</b> .		
Contro	ı Sıgnaı	ιs

Func	100000	100010	XXXXXX	XXXXXX	XXXXXX	XXXXXX
Ор	000000	000000	100011	101011	000100	000010
	add	sub	lw	sw	beq	j
RegDst	1	1	0	Х	Х	Х
ALUSrc	0	0	1	1	0	Х
MemToReg	0	0	1	Х	Х	Х
RegWr	1	1	1	0	0	0
MemWr	0	0	0	1	0	0
Branch	0	0	0	0	1	Х
Jump	0	0	0	0	0	1
ALUCntrl	Add	Sub	Add	Add	Sub	Х