


Computer Organization Von Neumann Architecture


ENGR 3410 – Computer Architecture Mark Sheldon Alex Morrow Fall 2010


Von Neumann Architecture Control Data Processing Memory Instructions and Data Values Execution Box




























































One Slightly Deeper Dive


- It's important to realize that the Processor is primarily composed of COMBINATIONAL (combinatoric) circuits, not SEQUENTIAL circuits
- You understand that the ALU devices are combinational – they produce the same input for a given output each time
- Let's look at operation select -- how do we actually select an e-box from an op code?



















Address Decoder – convert op code to selection bits

Input	Output
	1 0 0 0 nop 0 1 0 0 branch
	0 0 1 0 or
	0 0 0 1 and





50 Years Later

- More memory = wider address registers)
- More operations = longer op codes
- Multiple accumulators = registers
- RISC:
 - Load and store are only memory ops
 - Other ops (and, or, add), are register to register
 - Register numbers replace memory addresses in instruction formats
- IO controlled by operating system rather than hardware
 - Protection schemes for operating system code

