header.v

```
1: /**
2: * op code
3: */
4: // I-style
5: 'define OP_ADDI 6'd1
6: 'define OP_LUI 6'd3
7: 'define OP_ANDI 6'd4
8: 'define OP_ORI 6'd5
9: 'define OP_XORI 6'd6
10: 'define OP_LW 6'd16
11: 'define OP_LH 6'd18
12: 'define OP_LB 6'd20
13: 'define OP_SW
                 6'd24
14: 'define OP_SH 6'd26
15: 'define OP_SB 6'd28
16: 'define OP_BEQ 6'd32
17: 'define OP_BNE 6'd33
18: 'define OP_BLT 6'd34
19: 'define OP_BLE 6'd35
20:
21: // A-style
22: 'define OP_J 6'd40
23: 'define OP_JAL 6'd41
24:
25: // R-style
26: 'define OP R 6'd0
                              // use aux
27: 'define OP_JR 6'd42
28:
29:
30: /**
31: * alu control bits (R-style aux[4:0])
32: */
33: 'define ALU_ADD 5'd0
34: 'define ALU_SUB 5'd2
35: 'define ALU_AND 5'd8
36: 'define ALU_OR 5'd9
37: 'define ALU_XOR 5'd10
38: 'define ALU_NOR 5'd11
39: 'define ALU_SLL 5'd16
40: 'define ALU_SRL 5'd17
41: 'define ALU_SRA 5'd18
42:
43:
44: /**
45: * memory access bits
46: */
47: 'define WORD 2'bl1
48: 'define HALFWORD 2'b10
49: 'define BYTE 2'b01
50: 'define MEM_NONE 2'b00
51:
53: /**
54: * forwarding bits
55: */
56: 'define FORWARD_NONE 2'b00
57: 'define FORWARD MEM 2'b10
58: 'define FORWARD_WB 2'b01
```

IF.v

```
1: module IF(input clk_i,
 2:
              input n rst i,
3:
              input ID_stall_i,
              input [31:0] MEM_pc_branched_i,
 4:
5:
              input MEM_do_branch_i,
 6:
              output reg [31:0] IFID_pc_o,
 7:
              output reg [31:0] IFID_ir_o);
8:
9:
        reg [31:0] _pc;
10:
        reg [31:0] _ins_mem[0:255];
11:
12:
        initial $readmemb("ins_mem.bnr", _ins_mem);
13:
        wire [31:0] _next_pc;
14:
        wire [31:0] _next_pc_plus4;
15:
16:
        wire [31:0] _ins;
17:
18:
        assign _next_pc = next_pc(IFID_pc_o,
19:
                                   MEM_pc_branched_i,
20:
                                   MEM do branch i);
21:
        assign _next_pc_plus4 = _next_pc + 4;
22:
        assign _ins = _ins_mem[_next_pc >> 2];
23:
24:
        always @(negedge n_rst_i or posedge clk_i) begin
25:
            if (~n_rst_i) begin
26:
                pc <= 0;
27:
                IFID_pc_o <= 0;</pre>
28:
                IFID_ir_o <= 32'hxxxxxxxx;</pre>
29:
            end else if (clk i) begin
30:
                _pc <= _next_pc;
31:
                if (~ID_stall_i) begin
32:
                    IFID_pc_o <= _next_pc_plus4;</pre>
33:
                    IFID_ir_o <= _ins;</pre>
34:
                end
35:
            end
36:
        end
37:
38:
        function [31:0] next_pc;
39:
            input [31:0] pc_plus4;
40:
            input [31:0] pc_branched;
41:
            input do_branch;
42:
            if (do_branch) begin
43:
                next_pc = pc_branched;
            end else begin
44:
45:
                next_pc = pc_plus4;
46:
            end
47:
        endfunction
48:
49: endmodule
```

1

07/05/13 03:15:56 ID.v

```
1: 'include "header.v"
 2:
3: module ID(input clk i.
 4:
              input n rst i.
              input [31:0] IFID pc i,
5:
              input [31:0] IFID_ir_i,
 6:
 7:
              input MEM do branch i.
              input [4:0] WB reg write address i,
8:
9:
              input [31:0] WB_reg_write_data_i,
              input WB_ctrl_reg_write_i,
10:
11:
              output reg [31:0] IDEX pc o,
12:
              output reg [31:0] IDEX_ir_o,
13:
              output reg [31:0] IDEX_a_o,
14:
              output reg [31:0] IDEX b o,
15:
              output reg IDEX_ctrl_reg_dst_o,
16:
              output reg IDEX ctrl alu src o.
17:
              output reg IDEX_ctrl_branch_o,
18:
              output reg [1:0] IDEX_ctrl_mem_read_o, // word, half-word, byte
19:
              output reg [1:0] IDEX_ctrl_mem_write_o, // word, half-word, byte
20:
              output reg IDEX ctrl reg write o,
21:
              output reg IDEX_ctrl_mem_to_reg_o,
22:
              output ID stall o);
23:
24:
        wire [4:0] _rs;
25:
        wire [4:0] rt;
26:
        wire [31:0] reg read data1;
27:
        wire [31:0] reg read data2;
28:
29:
        assign rs = IFID ir i[25:21];
30:
        assign rt = IFID ir i[20:16];
31:
32:
        register register(.clk i(clk i),
33:
                          .n rst i(n rst i),
34:
                          .read_address1_i(_rs),
35:
                          .read address2 i( rt),
36:
                          .write_address_i(WB_reg_write_address_i),
37:
                          .write_data_i(WB_reg_write_data_i),
38:
                          .ctrl_reg_write_i(WB_ctrl_reg_write_i),
39:
                          .read data1 o( reg read data1),
                          .read_data2_o(_reg_read_data2));
40:
41:
        wire ctrl reg dst;
42:
        wire _ctrl_alu_src;
43:
        wire ctrl branch;
44:
45:
        wire [1:0] _ctrl_mem_read;
46:
        wire [1:0] _ctrl_mem_write;
47:
        wire _ctrl_reg_write;
48:
        wire ctrl mem to reg;
49:
50:
        control_unit control_unit(.ir_i(IFID_ir_i),
51:
                                   .reg dst o( ctrl reg dst),
52:
                                   .alu_src_o(_ctrl_alu_src),
53:
                                   .branch o( ctrl branch),
                                   .mem read o( ctrl mem read),
54:
55:
                                   .mem write o( ctrl mem write),
56:
                                   .req write o( ctrl req write),
57:
                                   .mem to req o( ctrl mem to req));
58:
59:
        hazard unit hazard unit(.EX ctrl mem read i(IDEX ctrl mem read o),
60:
                                .EX_rt_i(IDEX_ir_o[20:16]),
61:
                                .ID_rs_i(_rs),
62:
                                .ID rt i( rt),
63:
                                .stall_o(ID_stall_o));
64:
```

```
65:
         always @(negedge n_rst_i or posedge clk_i) begin
66:
             if (~n rst. i) begin
67:
                  IDEX pc o <= 0;
68:
                  IDEX ir o <= 0;
69:
                 IDEX a 0 \le 0;
70:
                  IDEX b o \leq 0;
71:
                 IDEX ctrl reg dst o <= 0;
72:
                 IDEX ctrl alu src o <= 0;
73:
                  IDEX_ctrl_branch_o <= 0;</pre>
74:
                  IDEX_ctrl_mem_read_o <= 0;</pre>
75:
                  IDEX ctrl mem write o <= 0;
76:
                  IDEX_ctrl_reg_write_o <= 0;</pre>
77:
                  IDEX_ctrl_mem_to_reg_o <= 0;</pre>
78:
             end else if (clk i) begin
79:
                 IDEX_pc_o <= IFID_pc_i;</pre>
80:
                  IDEX ir o <= IFID ir i;
81:
                  IDEX_a_o <= _reg_read_data1;</pre>
82:
                 IDEX_b_o <= _reg_read_data2;</pre>
83:
                 if (ID_stall_o | MEM_do_branch_i) begin
84:
                      IDEX ctrl reg dst o <= 0;
85:
                      IDEX_ctrl_alu_src_o <= 0;</pre>
86:
                      IDEX ctrl branch o <= 0;
87:
                      IDEX ctrl mem read o <= 0;
88:
                      IDEX_ctrl_mem_write_o <= 0;</pre>
89:
                      IDEX ctrl reg write o <= 0;
90:
                      IDEX ctrl mem to reg o <= 0;
91:
                  end else begin
92:
                      IDEX_ctrl_reg_dst_o <= _ctrl_reg_dst;</pre>
93:
                      IDEX ctrl alu src o <= ctrl alu src;
94:
                      IDEX ctrl_branch_o <= _ctrl_branch;</pre>
95:
                      IDEX ctrl mem read o <= ctrl mem read;
96:
                      IDEX_ctrl_mem_write_o <= _ctrl_mem_write;</pre>
97:
                      IDEX ctrl reg write o <= ctrl reg write;
98:
                      IDEX_ctrl_mem_to_reg_o <= _ctrl_mem_to_reg;</pre>
99:
                 end
100:
              end
101:
         end
102:
103: endmodule
104:
105: module register(input clk_i,
106:
                      input n rst i,
107:
                      input [4:0] read_address1_i,
108:
                      input [4:0] read address2 i,
109:
                      input [4:0] write address i,
110:
                      input [31:0] write_data_i,
111:
                      input ctrl reg write i,
112:
                      output [31:0] read data1 o,
113:
                      output [31:0] read_data2_o);
114:
115:
         reg [31:0] regs[0:31];
116:
117:
         assign read data1 o = regs[read address1 i];
118:
         assign read data2 o = regs[read address2 i];
119:
120:
         always @(negedge n rst i) begin
121:
              _regs[0] <= 0;
122:
123:
124:
         always @(negedge clk_i) begin
125:
             if (ctrl_reg_write_i) begin
126:
                  regs[write address i] <= write data i;
127:
             end
128:
         end
```

2

129:

ID.v

```
130: endmodule
131:
132: module control_unit(input [31:0] ir_i,
                          output reg_dst_o,
133:
134:
                          output alu_src_o,
135:
                          output branch o.
136:
                          output [1:0] mem read o,
137:
                          output [1:0] mem_write_o,
138:
                          output reg_write_o,
139:
                          output mem to req o);
140:
141:
          wire [5:0] _op;
         assign _op = ir_i[31:26];
142:
143:
144:
          assign reg_dst_o = (_op == 'OP_R);
145:
          assign alu_src_o = alu_src(_op);
146:
          assign branch_o = branch(_op);
          assign mem_read_o = mem_read(_op);
147:
148:
          assign mem write o = mem write( op);
149:
          assign reg_write_o = reg_write(_op);
150:
          assign mem to reg o = mem to reg( op);
151:
152:
          function alu_src;
153:
             input [5:0] op;
154:
              case (op)
155:
                  'OP ADDI, 'OP ANDI, 'OP ORI, 'OP XORI, 'OP LW, 'OP LH, 'OP LB, 'OP SW,
'OP SH. 'OP SB:
156:
                   alu src = 1;
157:
                  default: alu src = 0;
158:
              endcase
159:
          endfunction
160:
161:
          function branch;
162:
             input [5:0] op;
163:
             case (op)
164:
                  'OP_BEQ, 'OP_BNE, 'OP_BLT, 'OP_BLE, 'OP_J, 'OP_JAL, 'OP_JR:
165:
                   branch = 1;
166:
                 default: branch = 0;
167:
              endcase
168:
          endfunction
169:
          function [1:0] mem_read;
170:
171:
             input [5:0] op;
172:
              case (op)
173:
                  'OP_LW: mem_read = 'WORD;
174:
                  'OP_LH: mem_read = 'HALFWORD;
175:
                  'OP LB: mem read = 'BYTE;
                  default: mem_read = 'MEM_NONE;
176:
177:
              endcase
178:
          endfunction
179:
180:
          function [1:0] mem write;
181:
             input [5:0] op;
182:
              case (op)
183:
                  'OP SW: mem write = 'WORD;
184:
                  'OP SH: mem write = 'HALFWORD;
185:
                  'OP SB: mem write = 'BYTE;
186:
                  default: mem write = 'MEM NONE;
187:
              endcase
188:
          endfunction
189:
190:
          function reg_write;
191:
              input [5:0] op;
```

```
192:
              case (op)
193:
                  'OP R, 'OP ADDI, 'OP LUI, 'OP ANDI, 'OP ORI, 'OP XORI, 'OP LW, 'OP LH,
'OP LB. 'OP JAL:
194:
                    reg_write = 1;
195:
                  default: req write = 0;
196:
              endcase
197:
          endfunction
 198:
 199:
          function mem_to_reg;
 200:
              input [5:0] op;
 201:
              case (op)
 202:
                  'OP_LW, 'OP_LH, 'OP_LB: mem_to_reg = 1;
 203:
                  default: mem_to_reg = 0;
 204:
              endcase
 205:
          endfunction
 206:
 207: endmodule
 208:
 209: module hazard_unit(input [1:0] EX_ctrl_mem_read_i,
 210:
                         input [4:0] EX rt i,
 211:
                         input [4:0] ID_rs_i,
 212:
                         input [4:0] ID rt i.
 213:
                         output stall o);
 214:
 215:
          assign stall o = EX ctrl mem read i != 'MEM NONE
 216:
                           && (EX rt i == ID rs i || EX rt i == ID rt i);
 217:
 218: endmodule
```

07/05/13 03:15:56 EX.v

```
1: 'include "header.v"
 2:
 3: module EX(input clk i.
 4:
              input n_rst_i,
              input [31:0] IDEX pc i,
 5:
              input [31:0] IDEX_ir_i,
 6:
 7:
              input [31:0] IDEX a i.
 8:
              input [31:0] IDEX b i,
9:
              input IDEX_ctrl_reg_dst_i,
              input IDEX_ctrl_alu_src_i,
10:
11:
              input IDEX ctrl branch i,
12:
              input [1:0] IDEX_ctrl_mem_read_i,
13:
              input [1:0] IDEX_ctrl_mem_write_i,
14:
              input IDEX ctrl req write i,
15:
              input IDEX_ctrl_mem_to_reg_i,
16:
              input MEM_do_branch_i,
17:
              input [4:0] WB_reg_write_address_i,
18:
              input [31:0] WB_reg_write_data_i,
19:
              input WB_ctrl_reg_write_i,
20:
              output reg [31:0] EXMEM pc branched o,
21:
              output reg [31:0] EXMEM_alu_o,
22:
              output reg EXMEM alu do branch o.
23:
              output reg [31:0] EXMEM b o,
24:
              output reg [4:0] EXMEM_reg_write_address_o,
25:
              output reg EXMEM ctrl branch o.
26:
              output reg [1:0] EXMEM ctrl mem read o,
27:
              output reg [1:0] EXMEM ctrl mem write o.
28:
              output reg EXMEM ctrl reg write o.
29:
              output reg EXMEM ctrl mem to reg o);
30:
31:
        wire [5:0] _op;
32:
        wire [4:0] rs;
33:
        wire [4:0] rt;
34:
        wire [4:0] _rd;
35:
        wire [4:0] shift;
        wire [4:0] _aux;
36:
37:
        wire [31:0] _imm_dpl;
        wire [25:0] _addr;
38:
39:
40:
        assign _op = IDEX_ir_i[31:26];
41:
        assign _rs = IDEX_ir_i[25:21];
42:
        assign rt = IDEX ir i[20:16];
43:
        assign _rd = IDEX_ir_i[15:11];
44:
        assign _shift = IDEX_ir_i[10:6];
45:
        assign _aux = IDEX_ir_i[4:0];
46:
        assign _imm_dpl = {{16{IDEX_ir_i[15]}}, IDEX_ir_i[15:0]};
47:
        assign _addr = IDEX_ir_i[25:0];
48:
49:
        wire [31:0] _a;
50:
        wire [31:0] _b;
51:
        wire [31:0] alu b;
52:
        wire [31:0] _alu;
53:
        wire alu zero;
54:
        wire alu sign;
55:
        wire alu do branch;
56:
57:
        assign a = forward mux(IDEX a i,
58:
                                EXMEM alu o.
59:
                                WB reg write data i,
60:
                                 forward a);
61:
        assign _b = forward_mux(IDEX_b_i,
62:
                                EXMEM alu o,
63:
                                WB_reg_write_data_i,
64:
                                forward b);
```

```
65:
           assign _alu_b = alu_b(_b,
  66:
                                   imm dpl.
  67:
                                  IDEX ctrl alu src i);
  68:
  69:
           assign alu = ( op == 'OP LUI) ? ( imm dpl << 16) :</pre>
  70:
                          (_op == 'OP_JAL) ? IDEX_pc_i :
  71:
                          alu(alu_ctrl(_op, _aux),
  72:
  73:
                              _alu_b,
  74:
                              _shift);
  75:
           assign alu zero = ~ | alu;
  76:
           assign _alu_sign = _alu[31];
  77:
           assign _alu_do_branch = alu_do_branch(_op,
  78:
                                                   alu zero,
  79:
                                                   _alu_sign);
  80:
  81:
           wire [31:0] _pc_branched;
  82:
           assign _pc_branched = pc_branched(_op,
  83:
                                               IDEX_pc_i,
  84:
                                               imm dpl,
  85:
                                               addr,
  86:
                                               a);
  87:
  88:
           wire [4:0] _reg_write_address;
  89:
           assign reg write address = ( op == 'OP JAL) ? 5'd31 :
  90:
                                         (IDEX ctrl reg dst i) ? rd : rt;
  91:
  92:
           wire [1:0] _forward_a;
  93:
           wire [1:0] forward b;
  94:
           forwarding_unit forwarding_unit(.rs_i(_rs),
  95:
                                             rt i( rt).
  96:
                                             .MEM req write address i(EXMEM req write addre
ss o),
  97:
                                             .MEM_ctrl_reg_write_i(EXMEM_ctrl_reg_write_o),
  98:
                                             .WB reg write address i(WB reg write address i
  99:
                                             .WB_ctrl_reg_write_i(WB_ctrl_reg_write_i),
 100:
                                             .forward_a_o(_forward_a),
 101:
                                             .forward b o( forward b));
 102:
 103:
           always @(negedge n_rst_i or posedge clk_i) begin
 104:
               if (~n rst i) begin
 105:
                   EXMEM_pc_branched_o <= 0;</pre>
 106:
                   EXMEM alu o <= 0;
 107:
                   EXMEM_alu_do_branch_o <= 0;</pre>
 108:
                   EXMEM_b_o <= 0;
 109:
                   EXMEM_reg_write_address_o <= 0;</pre>
 110:
                   EXMEM ctrl branch o <= 0;
 111:
                   EXMEM_ctrl_mem_read_o <= 0;</pre>
 112:
                   EXMEM_ctrl_mem_write_o <= 0;</pre>
 113:
                   EXMEM ctrl reg write o <= 0;
 114:
                   EXMEM_ctrl_mem_to_reg_o <= 0;</pre>
 115:
               end else if (clk i) begin
 116:
                   EXMEM_pc_branched_o <= _pc_branched;</pre>
 117:
                   EXMEM alu o <= alu;
 118:
                   EXMEM alu do branch o <= alu do branch;
 119:
                   EXMEM b o <= b;
 120:
                   EXMEM req write address o <= req write address;
 121:
                   if (MEM do branch i) begin
 122:
                        EXMEM ctrl branch o <= 0;
 123:
                        EXMEM_ctrl_mem_read_o <= 0;</pre>
 124:
                        EXMEM ctrl mem write o <= 0;
 125:
                        EXMEM_ctrl_reg_write_o <= 0;</pre>
 126:
                        EXMEM_ctrl_mem_to_reg_o <= 0;</pre>
```

```
input [31:0] a;
127:
                 end else begin
                                                                                               191:
128:
                     EXMEM ctrl branch o <= IDEX ctrl branch i;
                                                                                               192:
                                                                                                            input [31:0] b;
129:
                      EXMEM ctrl mem read o <= IDEX ctrl mem read i;
                                                                                              193:
                                                                                                            input [4:0] shift;
130:
                     EXMEM_ctrl_mem_write_o <= IDEX_ctrl_mem_write_i;</pre>
                                                                                              194:
                                                                                                            case (ctrl)
131:
                     EXMEM ctrl req write o <= IDEX ctrl req write i;
                                                                                               195:
                                                                                                                'ALU ADD: alu = a + b;
132:
                      EXMEM_ctrl_mem_to_reg_o <= IDEX_ctrl_mem_to_reg_i;</pre>
                                                                                               196:
                                                                                                                'ALU SUB: alu = a - b;
133:
                                                                                               197:
                                                                                                                'ALU AND: alu = a & b;
                 end
134:
             end
                                                                                               198:
                                                                                                                'ALU OR: alu = a | b;
135:
         end
                                                                                               199:
                                                                                                                'ALU_XOR: alu = a ^ b;
                                                                                               200:
                                                                                                                'ALU NOR: alu = ~(a | b);
136:
137:
                                                                                               201:
                                                                                                                'ALU SLL: alu = a << shift;
         function [31:0] pc branched;
138:
             input [5:0] op;
                                                                                               202:
                                                                                                                'ALU SRL: alu = a >> shift;
                                                                                               203:
                                                                                                                'ALU_SRA: alu = {{32{a[31]}}, a} >> shift;
139:
             input [31:0] pc;
140:
             input [31:0] imm dpl;
                                                                                               204:
                                                                                                                default: alu = 32'hffffffff;
141:
                                                                                               205:
             input [25:0] addr;
                                                                                                            endcase
142:
             input [31:0] a;
                                                                                               206:
                                                                                                        endfunction
143:
                                                                                               207:
             case (op)
144:
                 'OP_BEQ, 'OP_BNE, 'OP_BLT, 'OP_BLE: pc_branched = pc + (imm_dpl << 2);
                                                                                               208:
                                                                                                        function alu do branch;
145:
                  'OP_J, 'OP_JAL: pc_branched = {4'b0, addr << 2};
                                                                                               209:
                                                                                                            input [5:0] op;
146:
                 'OP JR: pc branched = a;
                                                                                               210:
                                                                                                            input alu zero;
                                                                                               211:
147:
                 default: pc_branched = pc;
                                                                                                            input alu_sign;
148:
             endcase
                                                                                               212:
                                                                                                            case (op)
149:
         endfunction
                                                                                               213:
                                                                                                                'OP BEQ: alu do branch = alu zero;
150:
                                                                                               214:
                                                                                                                'OP_BNE: alu_do_branch = ~alu_zero;
151:
         function [4:0] alu ctrl;
                                                                                               215:
                                                                                                                'OP BLT: alu do branch = alu sign;
152:
             input [5:0] op;
                                                                                               216:
                                                                                                                'OP BLE: alu do branch = alu zero | alu sign;
153:
             input [4:0] aux;
                                                                                               217:
                                                                                                                'OP J, 'OP JAL, 'OP JR: alu do branch = 1;
                                                                                               218:
                                                                                                                default: alu do branch = 0;
154:
             case (op)
                          alu_ctrl = aux;
155:
                 'OP R:
                                                                                               219:
156:
                  'OP ADDI: alu ctrl = 'ALU ADD;
                                                                                               220:
                                                                                                        endfunction
157:
                 'OP ANDI: alu ctrl = 'ALU AND;
                                                                                               221:
158:
                 'OP ORI: alu ctrl = 'ALU OR;
                                                                                               222: endmodule
                 'OP XORI: alu ctrl = 'ALU XOR;
159:
                                                                                               223:
160:
                 'OP BEO, 'OP BNE, 'OP BLT, 'OP BLE: alu ctrl = 'ALU SUB;
                                                                                               224: module forwarding_unit(input [4:0] rs_i,
161:
                 'OP LW, 'OP LH, 'OP LB, 'OP SW, 'OP SH, 'OP SB: alu ctrl = 'ALU ADD;
                                                                                               225:
                                                                                                                           input [4:0] rt i,
                                                                                                                           input [4:0] MEM_reg_write_address_i,
162:
                 default: alu ctrl = 5'h1f;
                                                                                               226:
                                                                                               227:
                                                                                                                           input MEM_ctrl_reg_write_i,
163:
             endcase
164:
         endfunction
                                                                                               228:
                                                                                                                           input [4:0] WB_reg_write_address_i,
165:
                                                                                               229:
                                                                                                                           input WB ctrl reg write i,
166:
         function [31:0] forward_mux;
                                                                                               230:
                                                                                                                           output [1:0] forward_a_o,
167:
             input [31:0] EX_data;
                                                                                               231:
                                                                                                                           output [1:0] forward_b_o);
168:
             input [31:0] MEM reg write data;
                                                                                               232:
169:
             input [31:0] WB_reg_write_data;
                                                                                               233:
                                                                                                        assign forward_a_o = forward_a(rs_i,
170:
             input [1:0] forward;
                                                                                               234:
                                                                                                                                        MEM reg write address i,
171:
             case (forward)
                                                                                               235:
                                                                                                                                        MEM_ctrl_reg_write_i,
172:
                 'FORWARD_MEM: forward_mux = MEM_reg_write_data;
                                                                                               236:
                                                                                                                                        WB_reg_write_address_i,
                 'FORWARD WB: forward mux = WB req write data;
                                                                                               237:
                                                                                                                                        WB_ctrl_reg_write_i);
173:
174:
                 default:
                                forward mux = EX data;
                                                                                               238:
175:
             endcase
                                                                                               239:
                                                                                                        assign forward_b_o = forward_b(rt_i,
176:
         endfunction
                                                                                               240:
                                                                                                                                        MEM_reg_write_address_i,
177:
                                                                                               241:
                                                                                                                                        MEM ctrl reg write i,
178:
         function [31:0] alu_b;
                                                                                               242:
                                                                                                                                        WB_reg_write_address_i,
179:
             input [31:0] IDEX b;
                                                                                               243:
                                                                                                                                        WB ctrl reg write i);
180:
             input [31:0] imm dpl;
                                                                                               244:
181:
             input ctrl alu src;
                                                                                               245:
                                                                                                        function [1:0] forward a;
182:
             if (ctrl alu src) begin
                                                                                               246:
                                                                                                            input [4:0] rs;
                                                                                                            input [4:0] MEM_reg_write_address;
183:
                 alu b = imm dpl;
                                                                                               247:
                                                                                               248:
                                                                                                            input MEM ctrl reg write;
184:
             end else begin
185:
                 alu b = IDEX b;
                                                                                               249:
                                                                                                            input [4:0] WB req write address;
186:
             end
                                                                                               250:
                                                                                                            input WB ctrl reg write;
187:
         endfunction
                                                                                               251:
                                                                                                            if (MEM ctrl reg write
188:
                                                                                               252:
                                                                                                                && MEM reg write address != 0
                                                                                                                && MEM_reg_write_address == rs) begin
189:
         function [31:0] alu;
                                                                                               253:
190:
             input [4:0] ctrl;
                                                                                               254:
                                                                                                                forward a = \FORWARD MEM;
```

EX.v

```
3
```

```
255:
             end else if (WB_ctrl_reg_write
256:
                         && WB req write address != 0
257:
                         && WB_reg_write_address == rs) begin
258:
                 forward_a = 'FORWARD_WB;
259:
             end else begin
260:
                 forward_a = \FORWARD_NONE;
261:
             end
         endfunction
262:
263:
264:
         function [1:0] forward_b;
265:
             input [4:0] rt;
266:
             input [4:0] MEM_reg_write_address;
267:
             input MEM_ctrl_reg_write;
268:
             input [4:0] WB_reg_write_address;
269:
             input WB_ctrl_reg_write;
270:
             if (MEM_ctrl_reg_write
271:
                 && MEM_reg_write_address != 0
272:
                 && MEM_reg_write_address == rt) begin
273:
                 forward_b = 'FORWARD_MEM;
274:
             end else if (WB ctrl req write
275:
                         && WB_reg_write_address != 0
276:
                         && WB_reg_write_address == rt) begin
277:
                 forward b = 'FORWARD WB;
278:
             end else begin
279:
                 forward_b = \FORWARD_NONE;
280:
281:
         endfunction
282:
283: endmodule
```

07/05/13 03:15:56 MEM.v

```
1: 'include "header.v"
 2:
 3: module MEM(input clk i,
 4:
               input n_rst_i,
               input [31:0] EXMEM_pc_branched_i,
 5:
                input [31:0] EXMEM_alu_i,
 6:
                input EXMEM_alu_do_branch_i,
 7:
                input [31:0] EXMEM b i,
 8:
9:
                input [4:0] EXMEM_reg_write_address_i,
                input EXMEM_ctrl_branch_i,
10:
11:
                input [1:0] EXMEM ctrl mem read i,
12:
                input [1:0] EXMEM_ctrl_mem_write_i,
13:
                input EXMEM_ctrl_reg_write_i,
14:
                input EXMEM ctrl mem to reg i,
                output reg [31:0] MEMWB_mem_o,
15:
16:
                output reg [31:0] MEMWB_alu_o,
17:
                output reg [4:0] MEMWB_reg_write_address_o,
18:
                output reg MEMWB_ctrl_reg_write_o,
19:
                output reg MEMWB_ctrl_mem_to_reg_o,
20:
                output [31:0] MEM pc branched o,
21:
               output MEM_do_branch_o);
22:
23:
        assign MEM pc branched o = EXMEM pc branched i;
24:
        assign MEM_do_branch_o = (EXMEM_ctrl_branch_i & EXMEM_alu_do_branch_i);
25:
26:
        wire [31:0] mem read data;
27:
28:
        memory memory(.clk_i(clk_i),
29:
                       .address i(EXMEM alu i[7:0]),
30:
                       .write_data_i(EXMEM_b_i),
31:
                       .ctrl mem read i(EXMEM ctrl mem read i),
32:
                       .ctrl_mem_write_i(EXMEM_ctrl_mem_write_i),
33:
                       .read data o( mem read data));
34:
35:
        always @(negedge n_rst_i or posedge clk_i) begin
36:
            if (~n_rst_i) begin
37:
                 MEMWB_mem_o <= 0;</pre>
                MEMWB_alu_o <= 0;</pre>
38:
39:
                 MEMWB reg write address o <= 0;
                 MEMWB_ctrl_reg_write_o <= 0;</pre>
40:
41:
                 MEMWB_ctrl_mem_to_reg_o <= 0;</pre>
            end else if (clk i) begin
42:
                 MEMWB_mem_o <= _mem_read_data;</pre>
43:
                 MEMWB alu o <= EXMEM alu i;
44:
45:
                 MEMWB_reg_write_address_o <= EXMEM_reg_write_address_i;</pre>
46:
                 MEMWB_ctrl_reg_write_o <= EXMEM_ctrl_reg_write_i;</pre>
47:
                 MEMWB_ctrl_mem_to_reg_o <= EXMEM_ctrl_mem_to_reg_i;</pre>
48:
49:
        end
50:
51: endmodule
52:
53: module memory(input clk i,
                   input [7:0] address i,
54:
55:
                   input [31:0] write data i.
56:
                   input [1:0] ctrl mem read i,
57:
                   input [1:0] ctrl mem write i,
                   output [31:0] read_data_o);
58:
59:
60:
        reg [31:0] _mem[0:255];
61:
62:
        assign read_data_o = read(_mem[address_i], ctrl_mem_read_i);
63:
64:
        always @(negedge clk_i) begin
```

```
case (ctrl_mem_write_i)
66:
                'WORD: mem[address i] <= write data i;
67:
                'HALFWORD: mem[address i][15:0] <= write data i[15:0];
68:
                'BYTE: _mem[address_i][7:0] <= write_data_i[7:0];</pre>
69:
            endcase
70:
        end
71:
72:
        function [31:0] read;
73:
            input [31:0] data;
74:
            input [1:0] ctrl;
75:
            case (ctrl)
76:
                'WORD: read = data;
77:
                'HALFWORD: read = {{16{data[15]}}}, data[15:0]};
                'BYTE: read = {{24{data[7]}}}, data[7:0]};
78:
79:
                default: read = 0;
80:
            endcase
81:
        endfunction
82:
83: endmodule
```

07/05/13 03:15:56

WB.v

```
1: module WB(input clk_i,
    2:
                 input n_rst_i,
    3:
                 input [31:0] MEMWB_mem_i,
    4:
                 input [31:0] MEMWB_alu_i,
    5:
                 input [4:0] MEMWB_reg_write_address_i,
    6:
                 input MEMWB_ctrl_reg_write_i,
    7:
                 input MEMWB_ctrl_mem_to_reg_i,
    8:
                 output [4:0] WB_reg_write_address_o,
   9:
                 output [31:0] WB_reg_write_data_o,
   10:
                 output WB_ctrl_reg_write_o);
   11:
   12:
           assign WB_reg_write_address_o = MEMWB_reg_write_address_i;
   13:
           assign WB_reg_write_data_o = (MEMWB_ctrl_mem_to_reg_i) ? MEMWB_mem_i : MEMWB_a
lu_i;
   14:
           assign WB_ctrl_reg_write_o = MEMWB_ctrl_reg_write_i;
   15:
   16: endmodule
```

1

```
1: module processor;
 2:
        req clk;
3:
        reg n rst;
 4:
5:
        initial begin
            clk <= 0;
 6:
 7:
            n rst <= 1;
            #10 n rst <= 0;
8:
9:
            #10 n rst <= 1;
10:
            #10000 $stop;
11:
12:
13:
        always #50 clk = ~clk;
14:
15:
16:
        wire [31:0] IFID pc;
17:
        wire [31:0] IFID ir;
18:
19:
20:
        wire [31:0] IDEX pc;
        wire [31:0] IDEX ir;
21:
22:
        wire [31:0] IDEX a;
23:
        wire [31:0] IDEX b;
24:
        wire IDEX_ctrl_reg_dst;
25:
        wire IDEX ctrl alu src;
26:
        wire IDEX ctrl branch;
27:
        wire [1:0] IDEX ctrl mem read;
        wire [1:0] IDEX ctrl mem write;
28:
29:
        wire IDEX ctrl reg write;
30:
        wire IDEX_ctrl_mem_to_reg;
31:
        wire ID stall;
32:
33:
        // EX
34:
        wire [31:0] EXMEM_pc_branched;
35:
        wire [31:0] EXMEM alu;
        wire EXMEM_alu_do_branch;
36:
37:
        wire [31:0] EXMEM_b;
38:
        wire [4:0] EXMEM_reg_write_address;
39:
        wire EXMEM ctrl branch;
40:
        wire [1:0] EXMEM_ctrl_mem_read;
41:
        wire [1:0] EXMEM_ctrl_mem_write;
42:
        wire EXMEM ctrl reg write;
43:
        wire EXMEM_ctrl_mem_to_reg;
44:
45:
        // MEM
46:
        wire [31:0] MEMWB_mem;
47:
        wire [31:0] MEMWB alu;
48:
        wire [4:0] MEMWB req write address;
49:
        wire MEMWB_ctrl_reg_write;
50:
        wire MEMWB_ctrl_mem_to_reg;
51:
        wire [31:0] MEM pc branched;
52:
        wire MEM_do_branch;
53:
54:
55:
        wire [4:0] WB reg write address;
56:
        wire [31:0] WB reg write data;
57:
        wire WB ctrl reg write;
58:
        IF IF(.clk i(clk),
59:
60:
              .n rst i(n rst),
61:
              .ID_stall_i(ID_stall),
62:
              .MEM pc branched i(MEM pc branched),
63:
              .MEM_do_branch_i(MEM_do_branch),
64:
              .IFID_pc_o(IFID_pc),
```

```
65:
               .IFID ir o(IFID ir));
66:
67:
         ID ID(.clk i(clk),
68:
               .n_rst_i(n_rst),
69:
               .IFID pc i(IFID pc),
70:
               .IFID_ir_i(IFID_ir),
71:
               .MEM_do_branch_i(MEM_do_branch),
72:
               .WB_reg_write_address_i(WB_reg_write_address),
73:
               .WB_reg_write_data_i(WB_reg_write_data),
74:
               .WB_ctrl_reg_write_i(WB_ctrl_reg_write),
75:
               .IDEX pc o(IDEX pc),
76:
               .IDEX_ir_o(IDEX_ir),
77:
               .IDEX_a_o(IDEX_a),
78:
               .IDEX b o(IDEX b),
79:
               .IDEX_ctrl_reg_dst_o(IDEX_ctrl_reg_dst),
80:
               .IDEX_ctrl_alu_src_o(IDEX_ctrl_alu_src),
81:
               .IDEX_ctrl_branch_o(IDEX_ctrl_branch),
82:
               .IDEX_ctrl_mem_read_o(IDEX_ctrl_mem_read),
83:
               .IDEX_ctrl_mem_write_o(IDEX_ctrl_mem_write),
84:
               .IDEX ctrl reg write o(IDEX ctrl reg write),
85:
               .IDEX_ctrl_mem_to_reg_o(IDEX_ctrl_mem_to_reg),
86:
               .ID stall o(ID stall));
87:
88:
         EX EX(.clk_i(clk),
89:
               .n rst i(n rst),
90:
               .IDEX pc i(IDEX pc),
91:
               .IDEX ir i(IDEX ir),
92:
               .IDEX a i(IDEX a),
93:
               .IDEX b i(IDEX b),
94:
               .IDEX_ctrl_reg_dst_i(IDEX_ctrl_reg_dst),
95:
               .IDEX ctrl alu src i(IDEX ctrl alu src),
96:
               .IDEX_ctrl_branch_i(IDEX_ctrl_branch),
97:
               .IDEX ctrl mem read i(IDEX ctrl mem read),
98:
               .IDEX_ctrl_mem_write_i(IDEX_ctrl_mem_write),
99:
               .IDEX ctrl reg write i(IDEX ctrl reg write),
100:
               .IDEX_ctrl_mem_to_reg_i(IDEX_ctrl_mem_to_reg),
101:
               .MEM_do_branch_i(MEM_do_branch),
102:
               .WB_reg_write_address_i(WB_reg_write_address),
103:
               .WB reg write data i(WB reg write data),
104:
               .WB_ctrl_reg_write_i(WB_ctrl_reg_write),
105:
               .EXMEM_pc_branched_o(EXMEM_pc_branched),
106:
               .EXMEM alu o(EXMEM alu),
107:
               .EXMEM_alu_do_branch_o(EXMEM_alu_do_branch),
108:
               .EXMEM b o(EXMEM b),
109:
               .EXMEM_reg_write_address_o(EXMEM_reg_write_address),
110:
               .EXMEM_ctrl_branch_o(EXMEM_ctrl_branch),
111:
               .EXMEM_ctrl_mem_read_o(EXMEM_ctrl_mem_read),
112:
               .EXMEM ctrl mem write o(EXMEM ctrl mem write),
113:
               .EXMEM_ctrl_reg_write_o(EXMEM_ctrl_reg_write),
114:
               .EXMEM_ctrl_mem_to_reg_o(EXMEM_ctrl_mem_to_reg));
115:
116:
         MEM MEM(.clk_i(clk),
117:
                 .n rst i(n rst),
118:
                 .EXMEM pc branched i(EXMEM pc branched),
119:
                 .EXMEM alu i(EXMEM alu),
120:
                 .EXMEM alu do branch i(EXMEM alu do branch),
121:
                 .EXMEM b i(EXMEM b),
122:
                 .EXMEM reg write address i(EXMEM reg write address).
123:
                 .EXMEM ctrl branch i(EXMEM ctrl branch),
124:
                 .EXMEM ctrl mem read i(EXMEM ctrl mem read),
125:
                 .EXMEM_ctrl_mem_write_i(EXMEM_ctrl_mem_write),
126:
                 .EXMEM ctrl reg write i(EXMEM ctrl reg write),
127:
                 .EXMEM_ctrl_mem_to_reg_i(EXMEM_ctrl_mem_to_reg),
128:
                 .MEMWB mem o(MEMWB mem),
```

07/05/13 03:15:56 processor.v

```
129:
                 .MEMWB_alu_o(MEMWB_alu),
130:
                 .MEMWB_reg_write_address_o(MEMWB_reg_write_address),
131:
                 .MEMWB_ctrl_reg_write_o(MEMWB_ctrl_reg_write),
132:
                 .MEMWB_ctrl_mem_to_reg_o(MEMWB_ctrl_mem_to_reg),
133:
                 .MEM_pc_branched_o(MEM_pc_branched),
134:
                 .MEM_do_branch_o(MEM_do_branch));
135:
136:
         WB WB(.clk_i(clk),
137:
               .n_rst_i(n_rst),
138:
               .MEMWB_mem_i(MEMWB_mem),
139:
               .MEMWB_alu_i(MEMWB_alu),
               .MEMWB_reg_write_address_i(MEMWB_reg_write_address),
140:
141:
               .MEMWB_ctrl_reg_write_i(MEMWB_ctrl_reg_write),
142:
               .MEMWB_ctrl_mem_to_reg_i(MEMWB_ctrl_mem_to_reg),
143:
               .WB_reg_write_address_o(WB_reg_write_address),
144:
               .WB_reg_write_data_o(WB_reg_write_data),
145:
               .WB_ctrl_reg_write_o(WB_ctrl_reg_write));
146:
147: endmodule
```