

Write-Aware Timestamp Tracking:

Effective and Efficient Page Replacement for Modern Hardware

Demian Vöhringer¹ Viktor Leis²

¹Friedrich-Alexander-Universität Erlangen-Nürnberg ²Technische Universität München

August 29, 2023 – VLDB



Challenges

 $\bullet \ \, \textbf{Storage:} \ \, \textbf{HDD} \rightarrow \textbf{SSD}$

• **CPU:** single-core → multi-core



Challenges

 $\bullet \ \, \textbf{Storage:} \ \, \textbf{HDD} \rightarrow \textbf{SSD}$

• **CPU:** single-core → multi-core

4 Goals of Page Replacement



- Storage: $HDD \rightarrow SSD$
- **CPU:** single-core → multi-core
- 4 Goals of Page Replacement
- 1. Replacement Effectiveness



- ullet Storage: HDD o SSD
- CPU: single-core → multi-core
- 4 Goals of Page Replacement
- 1. Replacement Effectiveness
- 2. Write Awareness



- Storage: $HDD \rightarrow SSD$
- **CPU:** single-core → multi-core
- 4 Goals of Page Replacement
- 1. Replacement Effectiveness
- 2. Write Awareness
- 3. CPU Efficiency



- $\bullet \ \, \textbf{Storage:} \ \, \textbf{HDD} \rightarrow \textbf{SSD}$
- **CPU:** single-core → multi-core
- 4 Goals of Page Replacement
- 1. Replacement Effectiveness
- 2. Write Awareness
- 3. CPU Efficiency
- 4. Multi-Core Scalability



Challenges

- Storage: $\mathsf{HDD} \to \mathsf{SSD}$
- **CPU:** single-core → multi-core
- 4 Goals of Page Replacement
- 1. Replacement Effectiveness
- 2. Write Awareness
- 3. CPU Efficiency
- 4. Multi-Core Scalability

Used Strategies

- LRU: DB2, Oracle, InnoDB (MySQL / MariaDB), WiredTiger (MongoDB)
- LRU2: SQL Server
- Clock-Sweep: PostgreSQL

Tested Strategies



	Replacement Effectiveness	Write Awareness	CPU Efficiency	Multi-Core Scalability
random		no	++	++
CLOCK	-	no	+	+
LeanEvict	_	no	+	+
LRU2	+	no	++	+
LRU	_	no	_	_
CFLRU	_	yes	_	_
LRU_WSR	_	yes	—	_
Hyperbolic	~	no	++	++
ARC	+	no	_	_



more information



more information \rightarrow more insights



more information \rightarrow more insights \rightarrow better strategy



more information \rightarrow more insights \rightarrow better strategy

Index[i] Timestamp[t_i]

1 2 3 4 ...



more information \rightarrow more insights \rightarrow better strategy

i Access at
$$t=0$$



more information \rightarrow more insights \rightarrow better strategy

i Access at
$$t=8$$



more information \rightarrow more insights \rightarrow better strategy

i Access at
$$t = 15$$



more information \rightarrow more insights \rightarrow better strategy

i Access at
$$t = 42$$



How to use it to evict a page?

Page Value [PV]: high for good pages, low for bad ones



How to use it to evict a page?

Page Value [PV]: high for good pages, low for bad ones approximate current access frequency



How to use it to evict a page?

Page Value [PV]: high for good pages, low for bad ones approximate current access frequency

$$PV_{LRU}(t_{now}) = rac{1}{age} = rac{1}{t_{now} - t_1}$$
 $PV_{LRU2}(t_{now}) = rac{1}{t_{now} - t_2}$ $PV_{LFU}(t_{now}) = len(ext{Tracking Array})$



$$Subfrequency[SF]_i(t_{now}) := \frac{t}{t_{now} - t_i}$$



$$Subfrequency[SF]_i(t_{now}) := \frac{t}{t_{now} - t_i}$$

$$SF_1(t_{now}) := \frac{1}{t_{now} - t_1}$$
 $SF_2(t_{now}) := \frac{2}{t_{now} - t_2}$



$$Subfrequency[SF]_i(t_{now}) := \frac{i}{t_{now} - t_i}$$

$$SF_1(t_{now}) := \frac{1}{t_{now} - t_1}$$
 $SF_2(t_{now}) := \frac{2}{t_{now} - t_2}$

$$egin{array}{c} \mathsf{i} \ t_i \end{array}$$



$$Subfrequency[SF]_i(t_{now}) := \frac{\tau}{t_{now} - t_i}$$

$$SF_1(t_{now}) := \frac{1}{t_{now} - t_1}$$
 $SF_2(t_{now}) := \frac{2}{t_{now} - t_2}$

i
$$t_i \ t_{now} - t_i$$

1	2	3	4	
42	15	8	0	
8	35	42	50	
Evaluated at $t_{now} := 50$				



$$Subfrequency[SF]_i(t_{now}) := \frac{i}{t_{now} - t_i}$$

$$SF_1(t_{now}) := \frac{1}{t_{now} - t_1}$$
 $SF_2(t_{now}) := \frac{2}{t_{now} - t_2}$

1	2	3	4
42	15	8	0
8	35	42	50
1/8	2/35	3/42	4/50

Evaluated at $t_{now} := 50$



$$Subfrequency[SF]_i(t_{now}) := \frac{i}{t_{now} - t_i}$$

$$SF_1(t_{now}) := \frac{1}{t_{now} - t_1}$$
 $SF_2(t_{now}) := \frac{2}{t_{now} - t_2}$

$$\begin{array}{l} \mathbf{i} \\ t_i \\ t_{now} - t_i \\ SF_i(t_{now}) \\ SF_i(t_{now}) \approx \end{array}$$

1	2	3	4
42	15	8	0
8	35	42	50
1/8	2/35	3/42	4/50
0.13	0.06	0.07	0.08

Evaluated at $t_{now} := 50$

Page Value



$$Page\ Value[PV](t_{now}) := \max_{i} SF_i(t_{now})$$

Page Value





$$PV_{LRU}(t_{now}) = rac{1}{age} = rac{1}{t_{now} - t_1}$$
 $PV_{LRU2}(t_{now}) = rac{1}{t_{now} - t_2}$
 $PV_{LFU}(t_{now}) = len(ext{Tracking Array})$
 $PV_{WATT}(t_{now}) = \max_i rac{i}{t_{now} - t_i}$



$$\begin{split} PV_{LRU}(t_{now}) &= \frac{1}{age} = \frac{1}{t_{now} - t_1} = SF_1(t_{now}) \\ PV_{LRU2}(t_{now}) &= \frac{1}{t_{now} - t_2} \\ PV_{LFU}(t_{now}) &= len(\text{Tracking Array}) \\ PV_{WATT}(t_{now}) &= \max_i \frac{i}{t_{now} - t_i} \end{split}$$



$$PV_{LRU}(t_{now}) = \frac{1}{age} = \frac{1}{t_{now} - t_1} = SF_1(t_{now})$$

$$PV_{LRU2}(t_{now}) = \frac{1}{t_{now} - t_2} \equiv SF_2(t_{now})$$

$$PV_{LFU}(t_{now}) = len(\text{Tracking Array})$$

$$PV_{WATT}(t_{now}) = \max_{i} \frac{i}{t_{now} - t_i}$$



$$\begin{split} PV_{LRU}(t_{now}) &= \frac{1}{age} = \frac{1}{t_{now} - t_1} = SF_1(t_{now}) \\ PV_{LRU2}(t_{now}) &= \frac{1}{t_{now} - t_2} \equiv SF_2(t_{now}) \\ PV_{LFU}(t_{now}) &= len(\text{Tracking Array}) = \max_i \frac{i}{const} =: SF^*_{max}(t_{now}) \\ PV_{WATT}(t_{now}) &= \max_i \frac{i}{t_{now} - t_i} \end{split}$$



4Write Awareness

¼Memory Consumption

\$Bursts

4Scans and Onetime Accesses



Write Awareness

$$PV(t_{now}) := PV_{access}^*(t_{now}) + write_weight \cdot PV_{write}^*(t_{now})$$

4Memory Consumption

\$Bursts

4Scans and Onetime Accesses



Write Awareness

$$PV(t_{now}) := PV_{access}^*(t_{now}) + write_weight \cdot PV_{write}^*(t_{now})$$

4Memory Consumption

limit Tracking Array size

\$Bursts

4Scans and Onetime Accesses



Write Awareness

$$PV(t_{now}) := PV_{access}^*(t_{now}) + write_weight \cdot PV_{write}^*(t_{now})$$

∮Memory Consumption

limit Tracking Array size

\$Bursts

group accesses to epochs

4Scans and Onetime Accesses

Refinements



4Write Awareness

$$PV(t_{now}) := PV_{access}^*(t_{now}) + write_weight \cdot PV_{write}^*(t_{now})$$

⟨Memory Consumption⟩

limit Tracking Array size

\$Bursts

group accesses to epochs

4Scans and Onetime Accesses

dampening of
$$SF_1(t_{now}) = SF_1^*(t_{now})/10$$

4Finding Eviction Candidates

Refinements



4Write Awareness

$$PV(t_{now}) := PV_{access}^*(t_{now}) + write_weight \cdot PV_{write}^*(t_{now})$$

4Memory Consumption

limit Tracking Array size

\$Bursts

group accesses to epochs

\$Scans and Onetime Accesses

dampening of
$$SF_1(t_{now}) = SF_1^*(t_{now})/10$$

4Finding Eviction Candidates

Random Sampling

Simulation-based Evaluation




Replacement Effectiveness (Goal 1)

Simulation-based Evaluation




Replacement Effectiveness (Goal 1)



Simulation-based Evaluation



Write Awareness (Goal 2)





Implementation

• implemented in **Yleanstore**



Implementation

- implemented in **Yleanstore**
- lock free access to Tracking Array



Implementation

- implemented in **Yleanstore**
- lock free access to Tracking Array
- SIMD vectorization to calculate Page Value




Implementation

- implemented in **Yleanstore**
- lock free access to Tracking Array
- SIMD vectorization to calculate Page Value
- Prefetching of Tracking Arrays for Page Value calculation

Replacement Effectiveness (Goal 1) Write Awareness (Goal 2)






CPU Efficiency (Goal 3)




Access



CPU Efficiency (Goal 3)




Eviction



Multi-Core Scalability (Goal 4)





4 Goals



	Replacement Effectiveness	Write Awareness	CPU Efficiency	Multi-Core Scalability
random		no	++	++
CLOCK	_	no	+	+
LeanEvict	_	no	+	+
LRU2	+	no	++	+
LRU	_	no	_	—
CFLRU	_	yes	_	_
LRU_WSR	_	yes	_	_
Hyperbolic	~	no	++	++
ARC	+	no	_	_
WATT (our)	++	yes	++	++

Conclusion



- Write-Aware Timestamp Tracking:
 Effective and Efficient Page Replacement for Modern Hardware
- 4 Goals of Page Replacement
- Paper and Artifacts: leanstore.io

Leanstore on VLDB 2023:

D2, Tue 3:30 PM - 5:00 PM

What Modern NVMe Storage Can Do, And How To Exploit It: High-Performance I/O for High-Performance Storage Engines *Gabriel Haas (TUM); Viktor Leis (TUM)*

C8, Thu 3:30 PM - 5:00 PM

Scalable and Robust Snapshot Isolation for High-Performance Storage Engines *Adnan Alhomssi (FAU); Viktor Leis (TUM)*



Write-Aware Timestamp Tracking:

Effective and Efficient Page Replacement for Modern Hardware

Demian Vöhringer¹ Viktor Leis²

¹Friedrich-Alexander-Universität Erlangen-Nürnberg ²Technische Universität München

August 29, 2023 – VLDB

More Leanstore:

D2: What Modern NVMe Storage Can Do, And How To Exploit It: High-Performance I/O for High-Performance Storage Engines

C8: Scalable and Robust Snapshot Isolation for High-Performance Storage Engines

Space Used




Overhead Overhead	tandon	300%	LeanEvict	, 3747	LAU.	CFLAU	LAU MSA	Mostolic Mic	A A A A A A A A A A A A A A A A A A A	
Bytes*	0	$\frac{1}{8}$	8	8	24	24	$24 + \frac{1}{8}$	8	48 50	
Overhead †	0	0	0.2	0.2	0.6	0.6	0.6	0.2	1.2 1.2	

^{*}Using: timestamp = 4 Byte, pointer or PageID = 8 Byte, doubly-linked list = 2 pointers + 1 PageID = 24 Byte †4KB pagesize

Full Comparison





PageTracker::track()



```
1 atomic<uint32_t> globalTrackerTime // time (epoch)
2 class PageTracker // sizeof(PageTracker) < cache_line</pre>
     atomic<uint32_t> accessLog[8], writeLog[4]
     atomic<uint8_t> accessHead, writeHead
5 void PageTracker::track()
     // Compare last tracked and current epoch
     uint8_t oldPos = accessHead.load()
     uint32_t now = globalTrackerTime.load()
     if (now != accessLog[oldPos])
        // Store current epoch if they differ
        uint8_t pos = (oldPos+1) % 8
11
        accessLog[pos].store(now, memory order release)
12
        accessHead.store(pos, memory order release)
13
```


PageTracker::PVaccess()



```
1 // Table of precalculated quotients i
2 // with dampening of 0.1
_3 float iQuotient[] = {{0.1, 8, 7, 6, 5, 4, 3, 2},
                     \{2, 0.1, 8, 7, 6, 5, 4, 3\}, \dots\}
5 float PageTracker::PVaccess()
    uint8 t head = accessHead.load()
    m256i ts8 = mm256 loadu si256(accessLog)
    m256i \quad now8 = mm256 set1_epi32(now)
    _{m256i ageInt8 = mm256\_sub\_epi32(now8, ts8)}
    m256 age8 = mm256 cvtepi32 ps(ageInt8)
11
    __m256
                 i8 = mm256 loadu ps(iQuotient[head])
12
    m256 \text{ subfreq8} = mm256 \text{ div ps(i8, age8)}
13
                      mm256 reduce max ps(subfreq8)
    return
14
```

Write Aware (TPC-E)






Simulation Traces*



	Writes	Accesses	Pages	Hot pages [†]	Top 10 pages
TPC-C	15.6%	1 M	16,128	8	36.0%
TPC-E	5.7%	1.5 M	65,656	24	30.4%
dynZipfRO	0%	2 M	20,000	1	4.5%



^{*}Traces published: github.com/itodnerd/WATT-traces/tree/main/WATT_competition_traces
†more than 2% of all accesses

LeanStore Traces



Benchmark	Y	CSB	TPC-C		
Configuration	100R	90R 10 W	1600	3200	
Dataset Size	400 GB	400 GB	264 GB	588 GB	