

Marco Fontana

Junior Electronic Engineer


Castel d'Ario – Mantova

* 24/01/1997

+39 345 8575 084

fontana.marco.097@gmail.com

github.com/its-fonsy



Education

- 100 **Master's Degree in Electronic Engineering, 03/2024**
University of Bologna
Master Thesis: *Hardware and Software development of an Ethernet module on FPGA*
- 104 **Bachelor's Degree in Computer Science, Electronic and Telecommunication Engineering, 03/2020**
University of Parma
Thesis: *Performance analysis of an IP module for IFFT computation on FPGA*
- 94 **Secondary School certificate in Technical Institute of Technology, 07/2016**
Istituto Superiore Enrico Fermi – Mantova
Thesis: *Rubik's cube solver robot*

Experiences

- from 05/2025 **Software Engineer, EXOR International, San Giovanni Lupatoto (VR)**
Present Software integration of fieldbus protocol in embedded systems.
- from 05/2024 **Electronic Engineer, Fraste, Nogara (VR)**
to 11/2024 Development of electrical system for drilling rigs.
- from 04/2024 **Driver Developer, University of Bologna, Bologna (BO)**
to 05/2024 Development and test of an Ethernet driver for NuttX.
- from 05/2015 **Electrician, Gasparini P.I. Andrea, Castel d'Ario (MN)**
to 07/2015 Electrical system for houses.

Computer skills

Programming Languages

C	■■■■■	C++	■■■■■	Rust	■■■■■
VHDL	■■■■■	SystemVerilog	■■■■■	Python	■■■■■
Make	■■■■■	Git	■■■■■	Bash	■■■■■

Operating System

GNU/Linux	■■■■■	Windows	■■■■■	MacOS	■■■■■
-----------	-------	---------	-------	-------	-------

Personal Projects

- Pomodoro Timer** Design and implementation in C of a Pomodoro Timer using ATmega328p/STM32F401RCT6 microcontrollers and an SSD1306 OLED display. The driver for handling the display and micro-controller peripherals was written from scratch.

[<https://github.com/its-fonsy/avr-pomodoro>] [<https://github.com/its-fonsy/stm32-pomodoro>]

- UART Core in VHDL** Implementation in VHDL of an UART Core that supports different configurations. The parameters that can be modified are: baud rate; data length; and parity mode.

[https://github.com/its-fonsy/uart_vhdl]

Languages

- Italian** Native
- English** B2 (read, written and spoken)

Interests

- Books
- 3D Printing & DIY
- Computer & Videogames
- Running