




# Symbolic Representation




# Schematic Representation



# Transient Waveform




# Power Consumption






# Layout



# No DRC Error found



# LVS with No mismatch


Run: "FULL\_ADDER"

Run: "FULL\_ADDER" from  
/home/buet/

Schematic and Layout Match.  
You currently have an open run (project).

Do you want to close current project and view the results of new run?

Summary of LVS Issues

 Extraction Information:

-----

- 0 cells have 0 mal-formed device problems
- 0 cells have 0 label short problems
- 0 cells have 0 label open problems

Comparison Information:


-----

- 0 cells have 0 Net mismatches
- 0 cells have 0 Device mismatches
- 0 cells have 0 Pin mismatches
- 0 cells have 0 Parameter mismatches

Yes No Help




# LVS Matched





# RCX Run



# AV Extraction View

