## Computer Architecture HW2 B07303024 李品樺

	Register Name	   Type	W	 idth	Bus	1	MB	I	AR	 	AS	 	SR	 	SS		ST	1
===:	========== alu_in_reg	======= Flip-flop	====   	===== 32	=====   Y	==:	==== N	=== 	==== Y	== 	=== N	== 	==== N	== 	==== N	:=: 	==== N	:= 
	rdy_reg	Flip-flop		1	N		N		Υ	ĺ	N		N		N		N	
	state_reg	Flip-flop		3	Y		N		Υ		N		N		N		N	
	counter_reg	Flip-flop		5	Y		N		Υ		N		N		N		N	
	shreg_reg	Flip-flop		64 Î	l V		Ν		Υ	i	N		N		N		N	