

# **MICROPROCESSOR AND COMPUTER ARCHITECTURE LABORATORY**

**UE19CS256**

**4th Semester, Academic Year 2020-21**

<b>Name:</b> Atul Anurag	<b>SRN:</b> PES2UG19CS075	<b>Section:</b> B
--------------------------	---------------------------	-------------------

**Date: 21-04-2021**

Week#10

Program Number: \_\_\_\_1\_\_

Given a C- Code convert it in its equivalent ARM Code.

These programs need to be executed on ARMSIM Simulator

1)  $x = (a + b) - c$

### ARM Assembly Language Code

```
1.s
1  .data
2      a: .word 1
3      b: .word 2
4      c: .word 3
5  .text
6      ldr r0, =a
7      ldr r1, =b
8      ldr r2, =c
9      ldr r3, [r0]
10     ldr r4, [r1]
11     ldr r5, [r2]
12     add r6, r3, r4
13     sub r6, r6, r5
14     .end
```

Screenshot showing the value of x, a, b, c in the register window.

The screenshot displays the ARMSIM Simulator interface. On the left, the 'RegistersView' window shows the state of various registers. On the right, the '1.s' assembly file is open, showing the code. At the bottom, the 'OutputView' window shows the execution results.

**RegistersView:**

Register	Value
R0	:0000102c
R1	:00001030
R2	:00001034
R3	:00000001
R4	:00000002
R5	:00000003
R6	:00000000
R7	:00000000
R8	:00000000
R9	:00000000
R10 (s1)	:00000000
R11 (fp)	:00000000
R12 (ip)	:00000000
R13 (sp)	:00005400
R14 (lr)	:00000000
R15 (pc)	:00011400

**CPSR Register:**

Negative (N)	:0
Zero (Z)	:0
Carry (C)	:0
Overflow (V)	:0
IRQ Disable	:1
FIQ Disable	:1
Thumb (T)	:0
CPU Mode	:System

**1.s Assembly Code:**

```
.data
0000102c:      a: .word 1
00001030:      b: .word 2
00001034:      c: .word 3
.text
00001000:E59F0018  ldr r0, =a
00001004:E59F1018  ldr r1, =b
00001008:E59F2018  ldr r2, =c
0000100C:E5903000  ldr r3, [r0]
00001010:E5914000  ldr r4, [r1]
00001014:E5925000  ldr r5, [r2]
00001018:E0836004  add r6, r3, r4
0000101C:E0466005  sub r6, r6, r5
.end
```

**OutputView:**

Console Stdin/Stdout/Stderr

Execution ending, Instruction Count:0 Elapsed Time:00:00:00.3531243  
Instructions per second:0

$$2) z = (a \ll 2) | (b \& 15)$$

## ARM Assembly Language Code

```

1  .data
2  a: .word 10
3  b: .word 20
4  .text
5  ldr r0, =a
6  ldr r1, =b
7  ldr r2, [r0]
8  ldr r3, [r1]
9  mov r4, r2, lsl #2
10 and r5, r3, #15
11 orr r6, r4, r5
12 .end

```

Screenshot showing the value of a, b, z in the register window.

The screenshot displays an ARM assembly debugger interface. The **RegistersView** window on the left shows the following values:

Register	Value
R0	:4132
R1	:4136
R2	:10
R3	:20
R4	:40
R5	:4
R6	:44
R7	:0
R8	:0
R9	:0
R10 (s1)	:0
R11 (fp)	:0
R12 (ip)	:0
R13 (sp)	:21504
R14 (lr)	:0
R15 (pc)	:70656

The **CPSR Register** window shows the following status flags:

- Negative (N): 0
- Zero (Z): 0
- Carry (C): 0
- Overflow (V): 0
- IRQ Disable: 1
- FIQ Disable: 1
- Thumb (T): 0
- CPU Mode: System

The **OutputView** window at the bottom shows the following output:

```

Execution ending, Instruction Count:0 Elapsed Time:00:00:00.3543781
Instructions per second:0

```

Program Number: \_\_\_\_2\_\_

1) Consider the following instructions. Execute these instructions using simulator of 5 stage pipeline of MIPS architecture.

ADD R0, R1, R2  
SUB R3, R0, R4.

Observe the following and note down the results.

a) Check whether there is data dependency for the second instruction?

Potential Hazards:

RAW: Instructions 0 and 1. Register R1.

b) If yes, then, how many stall states have been introduced?

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

INT\_Subtract ▾ R1 ▾ R1 ▾ R1 ▾

☐ Data Forwarding

Help

Insert Instruction

Remove Instruction

Reset Application

		CPU Cycles									
Instruction		1	2	3	4	5	6	7	8	9	10
0	int_add (R1, R2, R3)	IF	ID	+- (0)	MEM	WB					
1	int_sub (R4, R1, R5)		IF	ID	S	S	+- (0)	MEM	WB		

Step Execute All Instructions

Without Data Forwarding, are 2 memory stalls.

c) If data forwarding is applied how many stall states have been reduced?

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

INT\_Subtract ▾ R1 ▾ R1 ▾ R1 ▾

Insert Instruction

☒ Data Forwarding
 

Remove Instruction

Help

Reset Application

		CPU Cycles									
Instruction		1	2	3	4	5	6	7	8	9	10
0	int_add (R1, R2, R3)	IF	ID	+ - (i)	MEM	WB					
1	int_sub (R4, R1, R5)		IF	ID	+ - (i)	MEM	WB				

Step

Execute All Instructions

2 stalls have been reduced.

Program Number: \_\_\_\_3\_\_

Consider the following code segment in C.

A = B + E;

C = B + F;

a) Write the code using MIPS 5 STAGE pipeline architecture.

```
1  .data
2  a: .word 0
3  b: .word 10
4  c: .word 0
5  e: .word 20
6  f: .word 30
7  .text
8  ldr r0, =a
9  ldr r1, =b
10 ldr r2, =c
11 ldr r3, =e
12 ldr r4, =f
13 ldr r5, [r1]
14 ldr r6, [r6]
15 ldr r7, [r4]
16 add r8, r5, r6
17 add r9, r5, r7
18 str r8, [r0]
19 str r9, [r2]
20 .end
```

b) Find the hazards.

Potential Hazards:

No Hazards Found.

**No hazards found.**

c) Reorder the instructions to avoid pipeline stalls.

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

INT\_Add ▾ R1 ▾ R1 ▾ R1 ▾

Insert Instruction

☐ Data Forwarding

Remove Instruction

Help

Reset Application

		CPU Cycles									
Instruction		1	2	3	4	5	6	7	8	9	10
0	int_add (R1, R2, R5)										
1	int_add (R3, R2, R6)										

Step

Execute All Instructions

The instructions are already in order.

Program Number: \_\_\_\_4\_\_

Using MIPS 5 stage pipeline architecture, execute the following instructions and avoid stall states if any.

LW \$10, 20(\$1)

SUB \$11, \$2, \$3

ADD \$12, \$3, \$4

LW \$13, 24(\$1)

ADD \$14, \$5, \$6

**a) Related Screenshot with stalls**

**No stalls observed.**

**b) Related Screenshot without stalls**

Instruction		Execution Cycles	
FP_Add/Sub	1		
FP_Multiply	1		
FP_Divide	1		
INT_Divide	1		

INT\_Add ▾ R1 ▾ R1 ▾ R1 ▾

Insert Instruction

☐ Data Forwarding

Remove Instruction

Help

Reset Application

Step Execute All Instructions



Program Number: \_\_5\_\_

This exercise is to understand the relationship between delay slots, control hazards and branch execution in a 5 stage MIPS pipelined processor.

Label 1:    LW    \$1, 40(\$6)

          BEQ    \$2, \$3, Label2    : branch taken

          ADD    \$1, \$6, \$4

Label2:    BEQ    \$1, \$2, Label1    : branch not taken

          SW     \$2, 20(\$4)

          ADD    \$1, \$1, \$4

Assume full data forwarding and predict- taken branch prediction.

Note the observations.

### Related Screenshot

Instruction		Execution Cycles	
FP_Add/Sub	1		
FP_Multiply	1		
FP_Divide	1		
INT_Divide	1		

INT\_Add ▾ R1 ▾ R1 ▾ R1 ▾

Insert Instruction

☐ Data Forwarding

Remove Instruction

Help

Reset Application

Step Execute All Instructions

### **Disclaimer:**

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: *Atul Anurag*

Name: Atul Anurag

SRN: PES2UG19CS075

Section: B

Date: 21-04-2021