# MICROPROCESSOR AND COMPUTER ARCHITECTURE LABORATORY UE19CS256

4th Semester, Academic Year 2020-21

Name: Atul Anurag SRN: PES2UG19CS075 Section: B

Date: 21-04-2021

Week#10

Program Number: \_\_\_\_1\_


Given a C- Code convert it in its equivalent ARM Code. These programs need to be executed on ARMSIM Simulator

1) x = (a + b) - c

## **ARM Assembly Language Code**

```
1 .data
2 a: .word 1
3 b: .word 2
4 c: .word 3
5 .text
6 | ldr r0, =a |
7 | ldr r1, =b |
8 | ldr r2, =c |
9 | ldr r3, [r0] |
10 | ldr r4, [r1] |
11 | ldr r5, [r2] |
12 | add r6, r3, r4 |
13 | sub r6, r6, r5 |
14 .end
```

Screenshot showing the value of x, a, b, c in the register window.




2)  $z = (a << 2) \mid (b \& 15)$ 

### **ARM Assembly Language Code**

```
1 .data
2 a: .word 10
3 b: .word 20
4 .text
5 | ldr r0, =a
6 | ldr r1, =b
7 | ldr r2, [r0]
8 | ldr r3, [r1]
9 | mov r4, r2, lsl #2
10 | and r5, r3, #15
11 | orr r6, r4, r5
12 | end
```

### Screenshot showing the value of a, b, z in the register window.




# Program Number: \_\_\_\_2\_

1) Consider the following instructions. Execute these instructions using simulator of 5 stage pipeline of MIPS architecture.


ADD R0, R1, R2 SUB R3, R0, R4.

Observe the following and note down the results.

a) Check whether there is data dependency for the second instruction?




b) If yes, then, how many stall states have been introduced?



Without Data Forwarding, are 2 memory stalls.

c) If data forwarding is applied how many stall states have been reduced?



2 stalls have been reduced.

Program Number: \_\_\_\_3\_\_

Consider the following code segment in C.

$$A = B + E;$$
  
 $C = B + F;$ 

a) Write the code using MIPS 5 STAGE pipeline architecture.


```
a: .word 0
     b: .word 10
     c: .word 0
     e: .word 20
     f: .word 30
     ldr r0, =a
      ldr r1, =b
      ldr r2, =c
      ldr r3, =e
      ldr r4, =f
      ldr r5, [r1]
      ldr r6, [r6]
      ldr r7, [r4]
      add r8, r5, r6
      add r9, r5, r7
      str r8, [r0]
      str r9, [r2]
20
     .end
```

b) Find the hazards.

Potential Hazards:	
No Hazards Found.	

No hazards found.

c) Reorder the instructions to avoid pipeline stalls.



The instructions are already in order.

# Program Number: \_\_\_4\_\_

Using MIPS 5 stage pipeline architecture, execute the following instructions and avoid stall states if any.

LW \$10, 20(\$1)

SUB \$11, \$2, \$3

ADD \$12, \$3, \$4

LW \$13, 24(\$1)

ADD \$14, \$5, \$6

### a) Related Screenshot with stalls

No stalls observed.

### b) Related Screenshot without stalls

		FP_FP	Add/Sub Multiply Divide Divide	1 ~		INT_Add  Data	a Forwarding		Remove Instruction  Reset Application		
	7										
Instruction	1	2	3	4	5	6	7	8	9	10	
	1 IF	2 ID	3 EX	4 MEM	5 WB	6	7	8	9	10	
0 int_ld (R10, Offset, R1)						6 WB	7	8	9	10	
0 int_ld (R10, Offset, R1) 1 int_sub (R11, R2, R3)		ID	EX	MEM	WB		7 WB	8	9	10	
Instruction    Instruction   I		ID	EX ID	MEM + - (i)	WB MEM	WB		8 WB	9	10	

# Program Number: \_\_\_\_5\_\_

This exercise is to understand the relationship between delay slots, control hazards and branch execution in a 5 stage MIPS pipelined processor.

Label 1: LW \$1, 40(\$6)

BEQ \$2, \$3, Label2 : branch taken

ADD \$1, \$6, \$4

Label2: BEQ \$1, \$2, Label1 : branch not taken

SW \$2, 20(\$4) ADD \$1, \$1, \$4

Assume full data forwarding and predict- taken branch prediction.

Note the observations.

### **Related Screenshot**

		FP_Add/Sub FP_Multiply		1 ~		☐ Data Forwarding			Remove Instruction			
		FP_Divide 1 ~ INT_Divide 1 ~				Help				Reset Application		
Instruction	1	2	3	4	5	6	7	8	9	10		
Instruction  0 int_id (R1, Offset, R6)	1 IF	2 ID	3 EX	4 MEM	5 WB	6	7	8	9	10		
		The state of the s	- I provide the second	The second second	The same of the sa	6	7	8	9	10		
0 int_ld (R1, Offset, R6)		ID	EX	The second second	The same of the sa	6	7	8	9	10		
0   int_ld (R1, Offset, R6) 1   br_taken (Offset, R10)		ID	EX ID	The second second	The same of the sa	6	7	8	9	10		
0 int_ld (R1, Offset, R6) 1 br_taken (Offset, R10) 2 int_add (R1, R6, R4)		ID	EX ID	MEM	WB	ID 6	7 P	8 MEM	9   	10		

# **Disclaimer:**

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Atul Anurag

Name: Atul Anurag

SRN: PES2UG19CS075

Section: B

Date: 21-04-2021