MICROPROCESSOR AND COMPUTER ARCHITECTURE LABORATORY

UE19CS256

4TH SEMESTER, ACADEMIC YEAR 2020-21

Name: Atul Anurag | SRN: PES2UG19CS075 | Section: B

Date:27-01-2021

WEEK#1

Write an ALP using ARM instruction set to add and subtract two 32-bit numbers. Both numbers are in registers.


I.ARM Assembly Code for each program

Example case:


```
1 .text
2 MOV r0, #0x0A
3 MOV r1, #0x14
4 ADD r2, r0, r1 @sum of r0 and r1 stored in r2
5 SUB r2, r1, r0 @difference of r0 and r1 stored in r2
6 SWI 0x011
7 .end
8
```

Example case:


Addition:




Subtraction:



Test Case: Addition:



Subtraction:



Output table for each program

EXAMPLE CASE:

R0=10=Hex 0A

R1=20=Hex 14

After Addition R2=30=Hex 1E

After Subtraction R2 = 10 = Hex 0A

R0	R1	Arithmetic Operation	Result
0x0A	0x14	ADD	RO=0x1E
0x0A	0x14	SUBTRACT	R0=0x0A

TEST CASE:

R0 = 15 = Hex 0F

R1 = 10 = Hex 0A

After Addition R2 = 25 = Hex 19

After Subtraction R2 = 5 = Hex 05

R0	R1	Arithmetic Operation	Result
0x0f	0x0a	ADD	R0=0x19
0x0f	0x0a	SUBTRACT	R0=0x05

Write an ALP to demonstrate logical operations. All operands are in registers.


I.ARM Assembly Code for each program


Example Case:

```
## test2.s

1    .text
2    MOV r0, #0x0a
3    MOV r1, #0x0f
4    AND r2, r0, r1
5    ORR r3, r0, r1
6    EOR r4, r0, r1
7    MVN r5, r0
8    SWI 0x011
9    .end
10
```

Example Case:





III.Output table for each program

EXAMPLE CASE:					
R0	R1	Logical Operation	Instruction	Result	
0x05	0x06	AND	AND	R2=0x04	
0x05	0x06	OR	ORR	R3=0x07	
0x05	0x06	EX-OR	EOR	R4=0x03	
0x05		NOT	MVN	R5=0xfffffffa	

TEST CASE:					
R0	R1	Logical Operation	Instruction	Result	
0x0a	0x0f	AND	AND	R2=0x0a	
0x0a	0x0f	OR	ORR	R3=0x0f	
0x0a	0x0f	EX-OR	EOR	R4=0x05	
0x0a		NOT	MVN	R5=0xfffffff5	


Write an ALP to add 5 numbers where values are present in registers.


I.ARM Assembly Code for each program.

Example Case:

```
1 .text
2 MOV r0, #0x01
3 MOV r1, #0x02
4 MOV r2, #0x03
5 MOV r3, #0x04
6 MOV r4, #0x05
7 ADD r5, r0, r1
8 ADD r6, r5, r2
9 ADD r7, r6, r3
10 ADD r8, r7, r4
11 SWI 0x011
12 .end
13
```

Example Case:





III.Output table for each program

EXAMPLE CASE:			
RO		0x05	
R1		0x06	
R2		0x07	
R3		0x06	
R4		0x15	
R5	R0+R1	0x0b	
R6	R5+R2	0x12	
R7	R6+R3	0x18	
R8	R7+R4	0x27	

	TEST CASE:	
R0		0x01
R1		0x02
R2		0x03
R3		0x04
R4		0x05
R5	R0+R1	0x03
R6	R5+R2	0x06
R7	R6+R3	0x0a
R8	R7+R4	0x0f

Write an ALP using ARM instruction set to check if a number stored in a register is even or odd. If even, store 00 in R0, else store FF in R0

I.ARM Assembly Code for each program **Example Code:**


Even:


Test Case:

Even:

Example Case:


Even:






Test Case:

Even:





III.Output table for each program

EXAMPLE CASE				
CASE 1	R1		0x06	
	R2	After AND operation	0x00	
	RO	(EVEN)	0x00	
CASE 2	R1		0x05	
	R2	After AND operation	0x01	
	RO	(ODD)	0xFF	

TEST CASE				
CASE 1	R1		0x0A	
	R2	After AND operation	0x00	
	RO	(EVEN)	0x00	
CASE 2	R1		0x0F	
	R2	After AND operation	0x01	
	RO	(ODD)	0xFF	

Disclaimer:

The programs and output submitted is duly written, verified and executed by me.

I have not copied from any of my peers nor from the external resource such as internet.

If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Atul Anurag

Name: Atul Anurag

SRN: PES2UG19CS075

Section: B

Date: 27-01-2021