

Results of the project implementation for the Reconfigurable Systems course

Amin Daemdoost


Course Instructor: Mehdi Aminian

Consider the following components: the Arithmetic Logic Unit (ALU) and the Control Unit. Write a test bench for their attached code using the VHDL language via Vivado software, then determine the consumed LUTs, power, delay, and utilization.


Note: For the test bench inputs **ROUTIR**, **ROUT3**, **ROUT2**, **ROUT1**, **ROUT0**, write the last two digits of your student number in **8-bit binary format**, and take the least significant **6 bits** as the first input. Then, assign subsequent inputs as **2 times**, **4 times**, **6 times**, and so on, based on the initial value.

Example: If the last two digits of your student number are **02**, the least significant **6-bit binary** representation would be **000001**. Thus, the sequence of multiple inputs would be:

000010, 000100, 001000, 001100, ...



1. Final Schematic in vivado



۲. خروجی simulation



3. Number of each cell type used

N main

Primitive type	Count
FLOP_LATCH	9
LUT	83
CARRY	4
IO	55
CLK	1

4. Power consumption

Settings

Summary (11.523 W, Margin: N/A)

Power Supply

Utilization Details

Hierarchical (10.483 W)

Signals (0.733 W)

Data (0.733 W)

Set/Reset (0 W)

Logic (0.361 W)

I/O (9.389 W)

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 11.523 W (Junction temp exceeded!)

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 125.0°C

Thermal Margin: -72.9°C (-5.6 W)

Effective θJA: 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power

91%

9%

Dynamic: 10.483 W (91%)

Device Static: 1.039 W (9%)

90%

Signals: 0.733 W (7%)

Logic: 0.361 W (3%)

I/O: 9.389 W (90%)

Settings

Summary (11.523 W, Margin: N/A)

Power Supply

Utilization Details

Hierarchical (10.483 W)

Signals (0.733 W)

Data (0.733 W)

Set/Reset (0 W)


Logic (0.361 W)

I/O (9.389 W)

Utilization	Name	Signals (W)	Data (W)	Logic (W)	I/O (W)
10.483 W (91% of total)	N main				
9.6 W (83% of total)	Leaf Cells (56)				
0.831 W (7% of total)	controlUnit0 (control_unit)	0.491	0.491	0.339	<0.001
0.053 W (1% of total)	alu0 (ALU)	0.036	0.036	0.016	<0.001

5. Utilization

Resource	Utilization	Available	Utilization %
LUT	72	53200	0.14
FF	9	106400	0.01
IO	55	200	27.50



6. Delay

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

> Check Timing (30)

> Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

> Unconstrained Paths

> Datasheet

Setup

Hold

Pulse Width

Worst Negative Slack (WNS): 16.161 ns

Total Negative Slack (TNS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 9

Worst Hold Slack (WHS): 0.251 ns

Total Hold Slack (THS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 9

Worst Pulse Width Slack (WPWS): 9.500 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 10

All user specified timing constraints are met.

Name	Waveform	Period (ns)	Frequency (MHz)
clk	{0.000 10.000}	20.000	50.000

General Information	Timing Check	Count	Worst Severity
Timer Settings	no_output_delay	19	High
Design Timing Summary	no_input_delay	11	High
Clock Summary (1)	no_clock	0	
> Check Timing (30)	constant_clock	0	
> Intra-Clock Paths	pulse_width_clock	0	
Inter-Clock Paths	unconstrained_internal_endpoints	0	
Other Path Groups	multiple_clock	0	
User Ignored Paths	generated_clocks	0	
> Unconstrained Paths	loops	0	
> Datasheet	partial_input_delay	0	
	partial_output_delay	0	
	latch_loops	0	

