VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY



REPORT Logic Design with HDL

Topic: MATRIX MULTIPLICATION

Instructor: Mr. Nguyễn Thành Lộc

Group No: 6

Class: CC02


Completion Day May 29, 2025

Group members: Lê Lương Trung Hiếu (2452330)

Trần Nguyễn Nguyên Khoa (2452563) Hoàng Trọng Huy Minh (2452743)

Lê Hoàng Phúc (2452990)

Cao Thiên (2453192)





Contents

1	Chapter 1: Abstract and Introduction	2
2	Chapter 2: Backgrounds and applications	3
3	Chapter 3: Design	5
	3.1 Ideal Design – Matrix Multiplication System	
	3.2 Block diagram	6
	3.3 Flow chart	10
	3.4 Algorithms	12
4	Chapter 4: Implement	13
	4.1 Module: Baugh-Wooley multiplier	
	4.2 Booth multiplier	
	4.3 Comparison	
5	Chapter 5: Results	29
	5.1 Experiment setups	
	5.2 Waveform	
6	Conclusion	4 C
7	Chapter 7: References	41



1 Chapter 1: Abstract and Introduction

Introduction:

- Efficient hardware implementation of matrix multiplication is a critical task in many computational domains, including signal processing, computer vision, and neural networks. To support signed arithmetic in these applications, high-performance signed multipliers are essential. This project explores and compares two popular signed multiplier architectures—Baugh-Wooley and Booth multipliers—through the implementation of a 4×4 matrix multiplier in Verilog HDL.
- Signed multiplication is particularly important in matrix operations where negative values are common. Two of the most prominent signed multiplication algorithms for hardware implementation are the Baugh-Wooley multiplier and the Booth multiplier. The Baugh-Wooley algorithm is optimized for two's complement arithmetic and offers a regular partial product structure, which simplifies logic design and timing closure.
- In contrast, **the Booth-based architecture** employs a sequential Booth multiplication algorithm, which processes the multiplier in 4-bit chunks. For 8-bit operands, this approach requires three clock cycles per multiplication. The control FSM includes a COMPUTE state to account for this latency, followed by an OUTPUT state where the sum of the four products is assigned. While Booth's recoding technique can reduce the number of partial products and may lead to area savings, this implementation trades off throughput by serializing each multiplication step and avoiding pipelining.
- This project presents a comparative HDL implementation of matrix multiplication using both Baugh-Wooley and Booth multipliers, written in Verilog. A 4×4 matrix multiplication module is developed, where each matrix element is an 8-bit signed number. The design incorporates four parallel multipliers to calculate each matrix element's dot product, increasing throughput. The core multiplication logic is modular, allowing for the integration of either Baugh-Wooley or Booth implementations.
- And in this report, using simulation and waveform analysis, we would analyze and test not only the correctness but also effectiveness of the theory and the code created based on it.



2 Chapter 2: Backgrounds and applications

Background

- Matrix multiplication is a foundational operation in digital signal processing, computer vision, robotics, cryptography, and machine learning. In these domains, data is frequently represented in matrix form, and processing often involves extensive matrix computations. Hardware acceleration of such computations is critical to meet real-time performance requirements, especially when operating on large datasets or performing complex tasks.
- Signed multipliers are a key component in these operations, especially when dealing with two's complement representation—commonly used in digital systems to handle negative values. Among the various multiplier architectures, **Baugh-Wooley** and **Booth** multipliers are notable for their suitability in signed arithmetic. Each architecture offers different trade-offs in terms of speed, area, power consumption, and design complexity.
- The **Baugh-Wooley multiplier** leverages the regularity of two's complement arithmetic to simplify the generation of partial products and improve timing performance. Its highly parallel structure makes it well-suited for high-throughput applications.
- The **Booth multiplier**, on the other hand, reduces the number of partial products through recoding, potentially leading to reduced hardware complexity. However, its sequential nature and dependency on control logic (e.g., FSM) can limit throughput if not properly pipelined.
- In Verilog-based digital system design, understanding the strengths and weaknesses of these architectures is essential for choosing the most appropriate multiplier for a given application.

Applications

Efficient signed matrix multiplication has wide-ranging applications, such as:

- **Digital Signal Processing (DSP):** Filters, transforms (e.g., DFT/FFT), and correlation algorithms rely heavily on fast matrix operations.
- Machine Learning and Neural Networks: Matrix multiplication forms the core of operations in dense layers, convolutional layers, and attention mechanisms. Signed multipliers are crucial when using quantized signed data.
- Image and Video Processing: Operations such as convolution, edge detection, and color space transformations use signed matrix multiplications extensively.
- Control Systems and Robotics: State estimation, sensor fusion, and motion planning often involve signed matrix arithmetic.



• Embedded Systems and ASIC/FPGA Accelerators: For real-time, low-power applications, implementing matrix multiplication in hardware using efficient signed multipliers is vital.

By exploring and comparing the Baugh-Wooley and Booth multipliers in the context of a 4×4 matrix multiplier, this project addresses both the theoretical and practical aspects of high-performance arithmetic circuit design. The results can inform design decisions in a wide range of applications that depend on signed, high-throughput, and resource-efficient matrix multiplications.



3 Chapter 3: Design

3.1 Ideal Design – Matrix Multiplication System

The system is designed to compute the product of two 4×4 signed integer matrices, A and B, using Verilog HDL. Each matrix signal has a size of 8 bits, in which MSB will be the sign bit and the remaining 7 bits will be the magnitude). The result matrix C will contain 17-bit signed numbers, is generated using a custom-designed multiply-accumulate process controlled by an FSM.

The system operates in four main stages:

3.1.1 Input Interface and Data Storage

- The input signal din port. receives 32 signed 8-bit integers sequentially, where:
 - The first 16 values are stored into matrix A.
 - The next 16 values are stored into matrix B.
- The signal wrt_en is used to trigger data storage at each clock cycle. Two register arrays (A[0:15] and B[0:15]) are used to store the matrices.

3.1.2 Control Unit (FSM Controller)

- The process is managed by a finite state machine (FSM) with four states:
 - IDLE: Waiting for data input.
 - LOAD_A: Loads matrix A.
 - LOAD_B: Loads matrix B.
 - OUTPUT: Performs matrix multiplication and outputs results.
- State transitions are triggered by wrt_en and internal counters (load_count, output_count).

3.1.3 Multiply-Accumulate Core

- the system uses four parallel instances of a custom 8 × 8 signed multiplier module, baugh_wooley_multiplier, based on the Baugh-Wooley algorithm. These modules compute the partial products:
- For each result element C[i][j], the system calculates:

$$C[i][j] = \sum_{k=0}^{3} A[i][k] \times B[k][j]$$

• The partial results are then summed to form the final output.



3.1.4 Output Handling

• Once the computation begins, the system outputs one result per clock cycle via the 17-bit dout port. After 16 results, the done signal is raised to indicate that the full 4×4 matrix multiplication is complete.

3.1.5 Design Highlights

- Custom multiplier: The Baugh–Wooley multiplier is implemented manually to support signed multiplication efficiently in hardware.
- Parallelism: Four multipliers run concurrently to increase throughput.
- **Simplicity**: The design does not yet apply pipelining, prioritizing clarity and functional correctness.
- Expandability: Can be upgraded to pipelined architecture or reused in larger matrix multipliers.

3.2 Block diagram

The matrix multiplier system consists of the following functional blocks:

- Input Register: Receives 8-bit signed data via the din port and stores it in matrix A or B based on wrt_en control.
- Matrix A Storage: Holds 16 elements of matrix A, each 8-bit signed.
- Matrix B Storage: Holds the next 16 elements for matrix B.
- **FSM Controller:** A finite state machine that manages the stages: loading A, loading B, computing, and outputting.
- MAC Core (Multiply and Accumulate): Contains four parallel custom Baugh—Wooley multipliers to compute A[i][k] × B[k][j] and accumulate the result.
- Output Register: Stores and outputs each 17-bit result C[i][j] sequentially via the dout port.

Input/Output signals:

- clk, rst: Clock and synchronous reset signals.
- din [7:0]: 8-bit signed input data.
- wrt_en: Write enable signal for loading data.
- dout [16:0]: 17-bit signed result output.
- done: Indicates completion of the computation.






Figure 1: The Matrix Multiplier System Blocks



The Booth multiplier system consists of the following functional blocks:

- Input Registers: Receive two signed 8-bit inputs M (multiplicand) and R (multiplier).
- Register Setup: The multiplicand is sign-extended to form A; the multiplier remains in R.
- Booth Encoding Logic: Analyzes the multiplier bits using the Booth algorithm to generate encoding patterns that reduce the number of partial products.
- Control Signal Generator: Produces control signals such as PnM, M_Sel, and En to guide partial product selection and operations.
- Partial Product Generator: Generates multiple shifted versions of the multiplicand: Mx1, Mx2, Mx4, and Mx8.
- Booth Operations: Includes B-op and C-op blocks that select and align partial products based on the Booth encoding and control logic.
- Adder Tree Stages: Multi-level adder structure that computes intermediate sums using carry-in and high-bit propagation: $T = Hi + B + Ci_B$, followed by $S = T + C + Ci_C$.
- Guard Logic and Shift Bit: Ensures correct bit-width alignment and overflow handling during shifting.
- **Shift and Accumulate:** Performs iterative shifting and accumulation with rounding/guard logic.
- Final Result: The final 16-bit signed product P is produced after all accumulation steps.




Figure 2: Booth Multiplier Functional Blocks



3.3 Flow chart

To coordinate the operation of the matrix multiplier system, a finite state machine (FSM) is implemented. The FSM consists of four main states:

- IDLE: Waits for the wrt_en signal to begin data loading.
- LOAD A: Receives and stores the first 16 input values into Matrix A.
- LOAD B: Continues receiving the next 16 values for Matrix B.
- **COMPUTE:** Performs the matrix multiplication using four parallel multipliers and outputs one result per clock cycle.

The FSM transitions between these states based on internal counters and input control signals. Once all 16 results are computed, the done signal is asserted, and the FSM returns to the IDLE state.

Figure 3 shows the overall control flow of the FSM.






Figure 3: FSM flowchart for matrix multiplier control logic



3.4 Algorithms

Algorithm 1: FSM Controller for 4x4 Matrix Multiplication

```
Input: 32 signed 8-bit values via din, controlled by wrt_en
   Output: 16 signed 17-bit values via dout
 1 Initialize: state \leftarrow IDLE, load count \leftarrow 0, output count \leftarrow 0
 2 while true do
       if rst == 1 then
         Reset all states and counters
 4
 5
       end
 6
       else
          if state == IDLE and wrt en then
 7
              Store din into A[0], load count \leftarrow 1, state \leftarrow LOAD A
 8
          if state == LOAD A and wrt en then
 9
              Store din into A[load count], increment load count
10
              if load count == 16 then
11
               state \leftarrow LOAD B
12
13
              end
          if state == LOAD B and wrt en then
14
              Store din into B[load count - 16], increment load count
15
              if load count == 32 then
16
                 output_count \leftarrow 0, state \leftarrow COMPUTE
17
              end
18
          if state == COMPUTE then
19
              Compute C[i][j] = \sum A[i][k] \times B[k][j]
20
              Output to dout, increment output_count
\mathbf{21}
              if output count == 16 then
22
23
              Set done \leftarrow 1, state \leftarrow IDLE
              end
24
25
       end
26 end
```



4 Chapter 4: Implement

4.1 Module: Baugh-Wooley multiplier

```
'timescale 1ns / 1ps
2
   module Matrix_multi(
3
       input wire clk, rst, wrt_en,
4
       input wire signed [7:0] din,
       output reg signed [16:0] dout
6
   );
7
       reg signed [7:0] A [0:15];
8
       reg signed [7:0] B [0:15];
9
10
       reg [2:0] state;
11
       reg [5:0] load_count;
12
       reg [3:0] output_count;
13
14
       localparam IDLE = 3'd0,
                   LOAD_A = 3'd1,
16
                   LOAD_B = 3'd2,
17
                   OUTPUT = 3'd3;
18
19
       wire [1:0] row = output_count[3:2];
20
       wire [1:0] col = output_count[1:0];
21
22
       wire signed [15:0] p0, p1, p2, p3;
23
       wire signed [16:0] sum;
24
25
       baugh\_wooley\_multiplier \ bw0(.a(A[\{row,2'b00\}]), \ .b(B[\{2'b00,col\}]), \ .p(p0));
26
       baugh\_wooley\_multiplier \ bw1(.a(A[\{row,2'b01\}]), \ .b(B[\{2'b01,col\}]), \ .p(p1));
27
       baugh\_wooley\_multiplier \ bw2(.a(A[\{row,2'b10\}]), \ .b(B[\{2'b10,col\}]), \ .p(p2));
28
       baugh\_wooley\_multiplier \ bw3(.a(A[\{row,2'b11\}]), \ .b(B[\{2'b11,col\}]), \ .p(p3));
29
30
31
       assign sum = p0 + p1 + p2 + p3;
32
       always @(posedge clk) begin
33
           if (rst) begin
34
               state <= IDLE;</pre>
35
               load_count <= 0;</pre>
36
               output_count <= 0;</pre>
37
               dout <= 0;
38
            end else begin
39
                case (state)
40
                    IDLE:
41
                        if (wrt_en) begin
42
43
                            A[0] \leq din;
44
                            load_count <= 1;</pre>
                            state <= LOAD_A;</pre>
45
46
                        end
                    LOAD_A:
47
                        if (wrt_en) begin
48
                            A[load_count] <= din;
49
```



```
load_count <= load_count + 1;</pre>
50
51
                              if (load_count == 15)
                                   state <= LOAD_B;</pre>
53
                          end
                     LOAD_B:
54
                          if (wrt_en) begin
                              B[load_count - 16] <= din;</pre>
56
                              load_count <= load_count + 1;</pre>
57
                              if (load_count == 31) begin
58
                                  state <= OUTPUT;</pre>
59
                                   output_count <= 0;</pre>
60
61
                          end
                     OUTPUT:
63
                          begin
64
                              dout <= sum;</pre>
65
                              output_count <= output_count + 1;</pre>
66
                              if (output_count == 15)
67
                                   state <= IDLE;</pre>
68
                          end
69
                 endcase
70
71
             end
72
        end
    endmodule
```

Listing 1: Matrix_multi Module with Baugh-Wooley Multipliers

```
module baugh_wooley_multiplier(
2
       input wire signed [7:0] a,
       input wire signed [7:0] b,
3
       output reg signed [15:0] p
4
   );
5
       integer i, j;
6
       reg signed [15:0] acc;
       reg bit;
9
       always @* begin
10
           acc = 16'sd0;
11
12
           for (i = 0; i <= 6; i = i + 1) begin</pre>
               for (j = 0; j \le 6; j = j + 1) begin
14
                   bit = a[i] & b[j];
                   acc = acc + (bit << (i + j));
16
17
           end
18
19
           for (j = 0; j \le 6; j = j + 1) begin
20
               bit = a[7] & b[j];
21
               acc = acc - (bit << (7 + j));
22
           end
23
24
           for (i = 0; i <= 6; i = i + 1) begin</pre>
25
               bit = a[i] & b[7];
26
               acc = acc - (bit << (i + 7));
```



```
28 end
29
30 bit = a[7] & b[7];
31 acc = acc + (bit << 14);
32
33 p = acc;
34 end
35 endmodule
```

Listing 2: Baugh-Wooley Multiplier Module

```
'timescale 1ns / 1ps
   module tb_Matrix_multi_scaled_time;
       // Inputs
5
       reg clk, rst, wrt_en;
6
       reg signed [7:0] din;
       // Outputs
8
       wire signed [16:0] dout;
9
10
11
       // Internal signals for monitoring
       wire [2:0] state_monitor;
12
13
       wire [3:0] output_count_monitor;
14
       // Instantiate the Unit Under Test (UUT)
15
       Matrix_multi uut (
16
           .clk(clk),
17
           .rst(rst),
18
           .wrt_en(wrt_en),
19
           .din(din),
20
21
           .dout(dout)
22
       // Expose internal signals for monitoring
25
       assign state_monitor = uut.state;
       assign output_count_monitor = uut.output_count;
26
27
       // Clock generation: 2ns period (for faster simulation)
28
       always #1 clk = ~clk;
29
30
       // Matrix and result storage
31
       reg signed [7:0] matrix_A [0:15];
32
       reg signed [7:0] matrix_B [0:15];
33
       integer i;
34
       initial begin
           // Initialize signals
37
           clk = 0;
38
           rst = 1;
39
           wrt_en = 0;
40
           din = 0;
41
42
           // Brief reset (2ns)
```



```
#2 rst = 0;
44
45
           // Initialize matrix_A
           matrix_A[0] = 8'd3; matrix_A[1] = 8'd7; matrix_A[2] = 8'd12; matrix_A[3] = 8'd2;
           matrix_A[4] = 8'd1; matrix_A[5] = 8'd4; matrix_A[6] = 8'd6; matrix_A[7] = 8'd8;
           matrix_A[8] = 8'd9; matrix_A[9] = 8'd5; matrix_A[10] = 8'd10; matrix_A[11] =
49
               8'd11;
           matrix_A[12] = 8'd7; matrix_A[13] = 8'd2; matrix_A[14] = 8'd4; matrix_A[15] =
50
               8'd8;
           // Initialize matrix_B
53
           matrix_B[0] = 8'd5; matrix_B[1] = 8'd1; matrix_B[2] = 8'd3; matrix_B[3] = 8'd8;
           matrix_B[4] = 8'd2; matrix_B[5] = 8'd7; matrix_B[6] = 8'd4; matrix_B[7] = 8'd6;
           matrix_B[8] = 8'd9; matrix_B[9] = 8'd5; matrix_B[10] = 8'd2; matrix_B[11] = 8'd1;
          matrix_B[12] = 8'd3; matrix_B[13] = 8'd6; matrix_B[14] = 8'd1; matrix_B[15] =
               8'd7;
57
           // --- Write matrix A ---
           #2 wrt_en = 1;
59
           for (i = 0; i < 16; i = i + 1) begin</pre>
60
              din = matrix_A[i];
61
              #2;
62
           end
           wrt_en = 0;
65
           // --- Write matrix B ---
66
67
           wrt_en = 1;
           for (i = 0; i < 16; i = i + 1) begin</pre>
68
              din = matrix_B[i];
69
               #2;
70
71
72
           wrt_en = 0;
73
           // Wait for OUTPUT state
75
           wait(state_monitor == 3);
76
           // Display outputs
           for (i = 0; i < 16; i = i + 1) begin</pre>
              @(posedge clk);
79
               $display("Output_\\0d:\\0d", i, dout);
80
           end
81
82
           #10 $finish;
83
       end
   endmodule
```

Listing 3: Testbench for Matrix_multi (Scaled Time)

4.2 Booth multiplier

```
module Matrix_multi(
```



```
input wire clk, rst, wrt_en,
       input wire signed [7:0] din,
       output reg signed [16:0] dout
   );
5
       reg signed [7:0] A [0:15];
6
       reg signed [7:0] B [0:15];
       reg [2:0] state;
9
       reg [5:0] load_count;
10
11
       reg [3:0] output_count;
12
       reg [1:0] compute_count; // Counter for 3-cycle multiplication latency
13
       localparam IDLE = 3'd0,
                 LOAD_A = 3'd1,
15
                 LOAD_B = 3'd2,
16
                  COMPUTE = 3'd3,
17
                  OUTPUT = 3'd4;
18
19
       wire [1:0] row = output_count[3:2];
20
       wire [1:0] col = output_count[1:0];
21
22
       wire signed [15:0] p0, p1, p2, p3;
23
24
       wire valid0, valid1, valid2, valid3;
25
       reg ld; // Load signal for Booth multipliers
26
       wire signed [16:0] sum;
27
       // Instantiate four Booth multipliers
28
       Booth_Multiplier_4xA #(
29
           .N(8)
30
       ) bw0 (
31
           .Rst(rst),
32
           .Clk(clk),
33
           .Ld(1d),
34
           .M(A[{row,2'b00}]),
           .R(B[{2'b00,col}]),
36
           .Valid(valid0),
37
           .P(p0)
38
39
       Booth_Multiplier_4xA #(
40
           .N(8)
41
       ) bw1 (
42
           .Rst(rst),
43
           .Clk(clk),
44
           .Ld(ld),
           .M(A[{row,2'b01}]),
           .R(B[{2'b01,col}]),
47
           .Valid(valid1),
48
           .P(p1)
49
       );
50
       Booth_Multiplier_4xA #(
51
           .N(8)
       ) bw2 (
           .Rst(rst),
```



```
.Clk(clk),
             .Ld(ld),
             .M(A[{row,2'b10}]),
             .R(B[{2'b10,col}]),
             .Valid(valid2),
59
             .P(p2)
60
        );
61
        Booth_Multiplier_4xA #(
62
             .N(8)
63
64
        ) bw3 (
65
             .Rst(rst),
             .Clk(clk),
             .Ld(1d),
             .M(A[{row,2'b11}]),
             .R(B[{2'b11,col}]),
69
             .Valid(valid3),
70
             .P(p3)
71
        );
72
73
        assign sum = p0 + p1 + p2 + p3;
74
75
76
        always @(posedge clk) begin
77
            if (rst) begin
                 state <= IDLE;</pre>
79
                 load_count <= 0;</pre>
                 output_count <= 0;</pre>
80
                 compute_count <= 0;</pre>
81
                 ld <= 0;
82
                 dout <= 0;
83
            end else begin
84
                 case (state)
85
                     IDLE: begin
86
                         if (wrt_en) begin
87
                             A[0] <= din;
                             load_count <= 1;</pre>
89
                             state <= LOAD_A;</pre>
90
                         end
91
                     end
92
                     LOAD_A: begin
93
                         if (wrt_en) begin
94
                             A[load_count] <= din;
95
                             load_count <= load_count + 1;</pre>
96
                              if (load_count == 15) state <= LOAD_B;</pre>
                         end
                     end
                     LOAD_B: begin
100
                         if (wrt_en) begin
101
                             B[load_count-16] <= din;</pre>
                             load_count <= load_count + 1;</pre>
                             if (load_count == 31) begin
104
                                  state <= COMPUTE;</pre>
                                  output_count <= 0;</pre>
106
                                  compute_count <= 0;</pre>
107
```



```
ld <= 1; // Start first multiplication</pre>
108
109
                              end
110
                          end
111
                      end
                      COMPUTE: begin
112
                          ld <= 0; // Pulse ld for one cycle</pre>
                          compute_count <= compute_count + 1;</pre>
114
                          if (compute_count == 2) begin // 3 cycles total (0,1,2)
115
                              state <= OUTPUT;</pre>
116
117
                              compute_count <= 0;</pre>
118
                          end
119
                      end
                      OUTPUT: begin
120
                          dout <= sum;</pre>
121
                          output_count <= output_count + 1;</pre>
122
                          ld <= 1; // Start next multiplication</pre>
123
                          if (output_count == 15) begin
                              state <= IDLE;</pre>
125
                              ld <= 0;
126
                          end else begin
127
                              state <= COMPUTE; // Return to COMPUTE for next element</pre>
128
129
130
                      end
131
                 endcase
132
             end
133
         end
    endmodule
```

Listing 4: Matrix_multi Module Implementation for Booth module

```
module Booth_Multiplier_4xA #(
       parameter N = 8
2
   )(
3
       input Rst,
       input Clk,
       input Ld,
       input [(N - 1):0] M,
       input [(N - 1):0] R,
       output reg Valid,
9
       output reg [((2*N) - 1):0] P
10
   );
11
       localparam pNumCycles = ((N + 1)/4);
14
       reg [4:0] Cntr;
15
       reg [4:0] Booth;
17
       reg Guard;
       reg [(N + 3):0] A;
       wire [(N + 3):0] Mx8, Mx4, Mx2, Mx1;
19
       reg PnM_B, M_Sel_B, En_B;
20
       reg PnM_C, M_Sel_C, En_C;
21
       wire [(N + 3):0] Hi;
22
       reg [(N + 3):0] B, C;
23
      reg Ci_B, Ci_C;
```



```
wire [(N + 3):0] T, S;
26
       reg [((2*N) + 3):0] Prod;
27
       always @(posedge Clk)
28
       begin
29
           if(Rst)
30
               Cntr <= #1 0;</pre>
31
           else if(Ld)
32
               Cntr <= #1 pNumCycles;</pre>
33
34
           else if(|Cntr)
35
               Cntr <= #1 (Cntr - 1);</pre>
36
       end
37
       always @(posedge Clk)
39
       begin
           if(Rst)
40
               A \le #1 0;
41
           else if(Ld)
42
               A \le #1 \{\{4\{M[(N-1)]\}\}, M\};
43
       end
44
45
       assign Mx8 = \{A, 3'b0\};
46
47
       assign Mx4 = \{A, 2'b0\};
48
       assign Mx2 = \{A, 1'b0\};
49
       assign Mx1 = A;
50
       always @(*) Booth <= {Prod[3:0], Guard};</pre>
51
       assign Hi = Prod[((2*N) + 3):N];
       // Control logic for operand B
54
       always @(*)
55
       begin
56
           case(Booth)
57
               5'b00000, 5'b00001, 5'b00010, 5'b00011, 5'b00100,
               5'b11011, 5'b11100, 5'b11101, 5'b11110, 5'b11111 :
59
                   {PnM_B, M_Sel_B, En_B} <= 3'b000;
60
               5'b00101, 5'b00110, 5'b00111, 5'b01000, 5'b01001, 5'b01010 :
61
                   {PnM_B, M_Sel_B, En_B} <= 3'b001;
62
               5'b01101, 5'b01110, 5'b01111 :
63
                   {PnM_B, M_Sel_B, En_B} <= 3'b011;
64
               5'b10000, 5'b10001, 5'b10010:
65
                   {PnM_B, M_Sel_B, En_B} <= 3'b111;
66
               default :
67
                   {PnM_B, M_Sel_B, En_B} <= 3'b101;
           endcase
       end
70
71
       // Control logic for operand C
72
       always @(*)
73
       begin
74
75
           case (Booth)
               5'b00000, 5'b01111, 5'b10111, 5'b11000, 5'b11111 :
76
                   {PnM_C, M_Sel_C, En_C} <= 3'b000;
```



```
5'b00001, 5'b00010, 5'b01001, 5'b01010,
                5'b10001, 5'b10010, 5'b11001, 5'b11010 :
                    {PnM_C, M_Sel_C, En_C} <= 3'b001;
                5'b00011, 5'b00100, 5'b01011, 5'b01100 :
                    {PnM_C, M_Sel_C, En_C} <= 3'b011;
 82
                5'b00101, 5'b00110, 5'b01101, 5'b01110,
 83
                5'b10101, 5'b10110, 5'b11101, 5'b11110 :
 84
                    {PnM_C, M_Sel_C, En_C} <= 3'b101;
 85
                default :
 86
                    {PnM_C, M_Sel_C, En_C} <= 3'b111;
 87
            endcase
 88
        end
        // Operand B mux logic
 91
        always @(*)
 92
        begin
 93
            case({PnM_B, M_Sel_B, En_B})
94
                3'b001: {Ci_B, B} <= {1'b0, Mx4};
95
                3'b011: {Ci_B, B} <= {1'b0, Mx8};
96
                3'b101: {Ci_B, B} <= {1'b1, ~Mx4};
97
                3'b111: {Ci_B, B} <= {1'b1, ~Mx8};
98
                default: {Ci_B, B} <= 0;</pre>
99
100
            endcase
101
        end
        // Operand C mux logic
        always @(*)
        begin
            case({PnM_C, M_Sel_C, En_C})
106
                3'b001: {Ci_C, C} <= {1'b0, Mx1};
107
                3'b011: {Ci_C, C} <= {1'b0, Mx2};
108
                3'b101: {Ci_C, C} <= {1'b1, ~Mx1};
109
                3'b111: {Ci_C, C} <= {1'b1, ~Mx2};
110
                default: {Ci_C, C} <= 0;</pre>
112
            endcase
        end
113
114
        assign T = Hi + B + Ci_B;
        assign S = T + C + Ci_C;
116
117
        always @(posedge Clk)
118
119
        begin
            if(Rst)
120
121
               Prod <= #1 0;
122
            else if(Ld)
123
               Prod <= #1 R;
            else if(|Cntr)
124
               Prod <= #1 \{\{4\{S[(N + 3)]\}\}, S, Prod[(N - 1):4]\};
        end
126
127
        always @(posedge Clk)
128
129
        begin
            if(Rst)
130
```



```
131
                 Guard <= #1 0;
132
             else if(Ld)
133
                 Guard <= #1 0;
             else if(|Cntr)
134
                 Guard <= #1 Prod[3];</pre>
135
         end
136
137
         always @(posedge Clk)
138
        begin
139
140
             if(Rst)
141
                 P <= #1 0;
             else if(Cntr == 1)
142
                 P <= #1 {S, Prod[(N - 1):4]};</pre>
143
144
        end
145
         always @(posedge Clk)
146
        begin
147
             if(Rst)
148
                 Valid <= #1 0;
149
             else
150
                 Valid <= #1 (Cntr == 1);
151
152
         end
    endmodule
```

Listing 5: Booth Multiplier 4xA

```
'timescale 1ns / 1ps
   module tb_Matrix_multi_scaled_time;
       // Inputs
       reg clk, rst, wrt_en;
6
       reg signed [7:0] din;
       // Outputs
       wire signed [16:0] dout;
10
11
       // Internal signals for monitoring
12
       wire [2:0] state_monitor;
       wire [3:0] output_count_monitor;
14
15
       // Instantiate the Unit Under Test (UUT)
16
       Matrix_multi uut (
17
           .clk(clk),
18
           .rst(rst),
19
20
           .wrt_en(wrt_en),
           .din(din),
21
           .dout(dout)
22
       );
23
24
       // Expose internal signals for monitoring
25
       assign state_monitor = uut.state;
26
27
       assign output_count_monitor = uut.output_count;
28
```



```
// Clock generation: 2ns period (for faster simulation)
       always #1 clk = ~clk;
       // Matrix and result storage
32
       reg signed [7:0] matrix_A [0:15];
33
       reg signed [7:0] matrix_B [0:15];
34
       integer i;
35
36
       initial begin
37
           // Initialize signals
38
           clk = 0;
39
40
           rst = 1;
           wrt_en = 0;
           din = 0;
42
43
           // Brief reset (2ns)
44
          #2 rst = 0;
45
46
           // Initialize matrix_A with 1- and 2-digit decimal numbers
47
          matrix_A[0] = 8'd3; matrix_A[1] = 8'd7; matrix_A[2] = 8'd12; matrix_A[3] = 8'd2;
48
           matrix_A[4] = 8'd1; matrix_A[5] = 8'd4; matrix_A[6] = 8'd6; matrix_A[7] = 8'd8;
49
           matrix_A[8] = 8'd9; matrix_A[9] = 8'd5; matrix_A[10] = 8'd10; matrix_A[11] =
50
               8'd11;
           matrix_A[12] = 8'd7; matrix_A[13] = 8'd2; matrix_A[14] = 8'd4; matrix_A[15] =
               8'd8;
52
           // Initialize matrix_B with 1- and 2-digit decimal numbers
           matrix_B[0] = 8'd5; matrix_B[1] = 8'd1; matrix_B[2] = 8'd3; matrix_B[3] = 8'd8;
54
           matrix_B[4] = 8'd2; matrix_B[5] = 8'd7; matrix_B[6] = 8'd4; matrix_B[7] = 8'd6;
           matrix_B[8] = 8'd9; matrix_B[9] = 8'd5; matrix_B[10] = 8'd2; matrix_B[11] = 8'd1;
56
           matrix_B[12] = 8'd3; matrix_B[13] = 8'd6; matrix_B[14] = 8'd1; matrix_B[15] =
57
               8'd7;
58
           // --- Write matrix A ---
           #2 wrt_en = 1;
           for (i = 0; i < 16; i = i + 1) begin</pre>
61
              din = matrix_A[i];
62
              #2;
63
           end
64
           wrt_en = 0;
65
66
           // --- Write matrix B ---
67
           wrt_en = 1;
68
           for (i = 0; i < 16; i = i + 1) begin
              din = matrix_B[i];
              #2;
71
           end
72
           wrt_en = 0;
73
74
           // Wait for OUTPUT state
75
76
           wait(state_monitor == 3);
77
           // Print each output
```



Listing 6: Testbench for Booth module

Code overview

This Verilog module performs matrix multiplication of two 4×4 matrices, A and B, using Booth multipliers. The result is a matrix $C = A \times B$, with each element C[i][j] computed one at a time.

Inputs and Outputs

• Inputs:

- clk: Clock signal.
- rst: Reset signal.
- wrt_en: Write enable for loading data.
- din (signed 8-bit): Input data stream for matrices A and B.

• Output:

- dout (signed 17-bit): Resulting element C[i][j].

Internal Registers and Signals

• Matrices:

- A[0:15], B[0:15]: Flattened row-major storage of 4×4 matrices.

• FSM State Register:

state (3-bit): Tracks module states: IDLE, LOAD_A, LOAD_B, COM-PUTE, OUTPUT.

• Counters:

- load_count (6-bit): Counts loaded elements.
- output_count (4-bit): Indexes output matrix elements.
- compute_count (2-bit): Handles 3-cycle multiplier latency.



• Indexing:

- row = output_count[3:2], col = output_count[1:0]

• Multiplier Outputs:

- p0-p3 (signed 16-bit): Partial products.
- valid0-valid3: Validity flags for multiplier outputs.

• Sum:

$$sum = p0 + p1 + p2 + p3$$
 (17-bit)

Finite State Machine (FSM)

- 1. **IDLE**: Waits for wrt_en, transitions to LOAD_A.
- 2. **LOAD** A: Loads 16 elements of A.
- 3. **LOAD B**: Loads 16 elements of B.
- 4. COMPUTE: Pulses 1d, waits 3 cycles.
- 5. OUTPUT: Assigns sum to dout, increments output_count.

Booth Multiplier Module: Booth Multiplier 4xA

A sequential Booth multiplier module for two 8-bit signed inputs producing a 16-bit signed product over 3 cycles.

Parameters and I/O

- Parameter: N = 8
- Inputs:
 - Rst, Clk, Ld
 - M, R (8-bit signed): Multiplicand and multiplier

• Outputs:

- Valid: High when product is ready.
- P: 16-bit signed product.



Operation

- On Ld:
 - Cntr set to 3
 - A loaded with M
 - Prod loaded with R
 - Guard set to 0
- Each cycle:
 - Booth = { Prod[3:0], Guard }
 - Decoded to determine operation using shifted A
 - Operand B and C selected or disabled
- Adder Tree:
 - $-T = Hi + B + Ci_B$
 - $-S = T + C + Ci_C$
- Update:
 - Prod shifts right by 4, S inserted at top
 - Guard updated from Prod[3]
- Completion:
 - When Cntr == 1, P set to product, Valid is asserted

4.3 Comparison

Booth Multiplier

- Reference from Booth_Multiplier_4xA[1], a sequential multiplier that processes the multiplier in 4-bit chunks.
- For an 8-bit multiplier (N=8), requires $\lceil (N+1)/4 \rceil = 3$ cycles.
- FSM includes a COMPUTE state for 3-cycle latency, followed by OUTPUT to assign the sum.
- Four instances compute $A[i][k] \times B[k][j]$ for k = 0 to 3, and their outputs are summed as:

$$\mathtt{sum} = p_0 + p_1 + p_2 + p_3$$

• No pipelining; each output element waits for previous multiplication to complete.



Baugh-Wooley Multiplier

- Uses the Baugh-Wooley technique for matrix multiplication.
- Product computed in one clock cycle after inputs stabilize.
- FSM lacks a COMPUTE state; the OUTPUT state directly assigns the result.
- Four multiplier instances compute partial products, with immediate summation.

Latency and Throughput

Booth Multiplier

- Per Output Latency: 4 clock cycles per element:
 - 1 cycle in OUTPUT to assign 1d.
 - 3 cycles in COMPUTE to generate valid output.
- Total Time for 16 Outputs:

$$2 \text{ (reset)} + 16 \text{ (LOAD_A)} + 16 \text{ (LOAD_B)} + 3 \text{ (initial COMPUTE)} + 16 \times 4 \text{ (per output)} = 101 \text{ cycles}$$

- Total Time (2 ns clock): $101 \times 2 \text{ ns} = 202 \text{ ns}$
- Throughput: 1 output every 4 cycles.

Baugh-Wooley Multiplier

- Per Output Latency: 1 clock cycle per element (fully combinational multiplication).
- Total Time for 16 Outputs:

$$2 \text{ (reset)} + 16 \text{ (LOAD_A)} + 16 \text{ (LOAD_B)} + 16 \text{ (OUTPUT)} = 50 \text{ cycles}$$

- Total Time (2 ns clock): $50 \times 2 \text{ ns} = 100 \text{ ns}$
- Throughput: 1 output every cycle.

Resource Usage

Booth Multiplier

- Each Booth_Multiplier_4xA is sequential and uses registers and a pipelined adder tree.
- Estimated LUTs per 8-bit multiplier: $\sim 50-100$
- Total for 4 multipliers: $\sim 200\text{--}400 \text{ LUTs}$



- Flip-flops per multiplier: ~ 20 –50, total ~ 80 –200
- \bullet Lower combinational delay may support faster clock (e.g., < 2 ns), but limited by sequential latency.

Baugh-Wooley Multiplier

- Each baugh_wooley_multiplier is combinational, with full partial product arrays and correction terms.
- \bullet Estimated LUTs per 8-bit multiplier: $\sim 200\text{--}300$
- Total for 4 multipliers: $\sim 800\text{--}1200 \text{ LUTs}$
- Minimal flip-flops used (~ 0 –20 total)
- Higher combinational delay may necessitate slower clock (e.g., 5–10 ns depending on synthesis).



5 Chapter 5: Results

5.1 Experiment setups

The matrix multiplier design was verified using a custom testbench written in Verilog and simulated using Vivado Simulator. The experimental environment and conditions are summarized as follows:

• Simulation Tool: Vivado Simulator

• Testbench: tb_Matrix_multi

• Clock Period: 2 ns (500 MHz)

• Reset Duration: 0-4 ns (2 clock cycles)

• Input Signal: din (8-bit signed), loaded sequentially

• Write Control: wrt_en signal enabled during LOAD A and LOAD B

• Data Count: 16 values for Matrix A and 16 values for Matrix B

• Output Signal: dout (17-bit signed), 1 element per cycle during COMPUTE

• FSM States: IDLE \rightarrow LOAD A \rightarrow LOAD B \rightarrow COMPUTE \rightarrow IDLE

The goal of the simulation is to verify the functional correctness of data loading, multiplication using four parallel cores, and the sequential output of 16 computed values. Waveform snapshots were captured for each FSM stage and are presented in the following section.

5.2 Waveform

5.2.1 Waveform for Baugh-Wooley method






Figure 4: Waveform



5.2.2 Explanation:




Figure 5: STATE IDLE

- The system remains in the IDLE state and waits for the wrt_en signal to be asserted.
- Once wrt_en is high, the first value from din is stored in A[0].
- The internal counter load_count is initialized to 1 to track the next input index.
- The done signal is also reset to 0 to indicate that the system is ready for a new computation cycle.
- \bullet After this initialization step, which takes exactly one clock cycle (2 ns), the FSM transitions to the LOAD_A state.






Figure 6: STATE LOAD_A

- The system waits for the wrt_en signal to be asserted.
- Once active, input values from the din port are transferred sequentially into matrix A, starting from A[1] and continuing to A[15].
- (Note: A[0] was already loaded during the IDLE state.)
- The entire LOAD_A stage spans from **5** ns to **35** ns, which corresponds to 15 clock cycles at 2 ns per cycle.
- After successfully loading all 16 elements into matrix A, the FSM transitions to the LOAD_B state.






Figure 7: STATE LOAD_B

- The system waits for the wrt_en signal to be enabled.
- Once active, the values from the input port din are sequentially transferred into matrix B, starting from B[0] up to B[15].
- The process is controlled by an internal counter that ensures exactly 16 values are stored.
- The entire LOAD_B stage occurs from **35** ns to **67** ns, which corresponds to 16 clock cycles with a 2 ns period per cycle.
- After completing the loading of matrix B, the FSM automatically transitions to the COMPUTE state.






Figure 8: STATE COMPUTE & OUTPUT

- During the COMPUTE state, the system calculates one result element at position C[i][j] in the output matrix.
- Each element is computed using four partial products, obtained from the baugh_wooley_multiplier module instances.
- These four multipliers operate in parallel to compute:

$$sum = p_0 + p_1 + p_2 + p_3$$

where each p_k is a signed 16-bit product.

- The result of this computation is assigned to the output signal dout.
- The full COMPUTE phase occurs from **67** ns to **99** ns, producing 16 output values sequentially, one per clock cycle.
- After completing all outputs, the FSM transitions back to the IDLE state and remains there for 10 ns before simulation ends.



5.2.3 Waveform for Booth multiplier method




Figure 9: Waveform



5.2.4 Explanation:




Figure 10: STATE IDLE

• 2 cycles of Reset (reset and wait for wrt_en) from 0-4 ns.






Figure 11: LOAD A

- wrt_en turns on, wait for state LOAD A to 5ns.
- $\bullet\,$ LOAD A for 16 clock cycles = 32ns
- \bullet All processes are from 4ns -> 35ns.






Figure 12: LOAD B

 \bullet LOAD B need 16 clock cycles to take in 16 elements from the matrix. needs 32 ns. The process takes place from 35 ns -> 67 ns.






Figure 13: COMPUTE & OUTPUT

- COMPUTE state is to handle the 3-cycle latency of the Booth multipliers.
- The ld signal is pulsed for one cycle to start the four multiplications, and a counter (compute_count) waits for 3 cycles before transitioning to OUTPUT.
- The sum of the four partial products is assigned to dout, and ld is pulsed again for the next element's multiplications, maintaining one output per cycle after the initial latency.
- All processes need 3 (initial COMPUTE)+164 (OUTPUT + COMPUTE per element) = 67clock cycles $\implies 134ns$.
- \bullet The process takes place from 67 ns -> 201 ns with the IDLE state at the end of the process.



6 Conclusion

- The Booth design uses fewer LUTs and adds flip-flops, making it more resourceefficient for FPGAs with limited combinational resources but requiring more sequential elements. Moreover, the Booth design may consume less power in dynamic
 scenarios, while the Baugh-Wooley design might be more power-efficient in static
 conditions.
- In terms of timing constraints, Booth design can operate at a higher clock frequency, but the overall execution time, as observed in the waveform, is longer due to latency. The Baugh-Wooley design is better for applications where latency is critical and clock frequency can be adjusted.
- In Booth Multiplier, the sequential nature makes it scalable to larger bit widths with manageable resource growth, as the number of cycles increases linearly with N/4, while the Baugh-Wooley technique, with its combinational nature, leads to an exponential growth with bit width. This makes the Baugh-Wooley technique less suitable for large matrices due to the delay and area constraints.



7 Chapter 7: References

References

 $[1] \begin{tabular}{ll} Book. \\ & \begin{tabular}{ll} https://github.com/MorrisMA/Booth_Multipliers/blob/master/Src/Booth_Multiplier_4xA.ucf \end{tabular}$

[2] Book: VLSI Design 2011 by Gerald E. Sobelman. http://dce.hust.edu.vn/wpcontent/uploads/2017/05/ MultiplierBaughWooley.pdf