

```
add    $s0, $zero, $zero
0000 0000 0000 0000 1000 0000 0010 0000
00008020
```

```
addi $s1, $zero, 1
0010 0000 0001 0001 0000 0000 0000 0001
20110001
```

```
addi $v0, $zero, 1
0010 0000 0000 0010 0000 0000 0000 0001
20020001
```

```
add    $a0, $zero, $s0
0000 0000 0001 0000 0010 0000 0010 0000
00102020
```

```
addi $v0, $zero, 4
0010 0000 0000 0010 0000 0000 0000 0100
20020004
```

```
lui
0011 1100 0000 0001 0001 0000 0000 0001
3   c  0  1  1  0  0  1
ori
0011 0100 0010 0100 0000 0000 0000 0000
3   4  2  4  0  0  0  0
```

```
addi $v0, $zero, 1
0010 0000 0000 0010 0000 0000 0000 0001
20020001
```

```
add    $a0, $zero, $s1
0000 0000 0001 0001 0010 0000 0010 0000
0   0  1  1  2  0  2  0
```

```
addi $v0, $zero, 4
0010 0000 0000 0010 0000 0000 0000 0100
2   0  0  2  0  0  0  4
```

```
lui
0011 1100 0000 0001 0001 0000 0000 0001
3   c  0  1  1  0  0  1
ori
0011 0100 0010 0100 0000 0000 0000 0000
3   4  2  4  0  0  0  0
```

```
add $t2, $zero, $zero
```

0000 0000 0000 0000 0101 0000 0010 0000
0 0 0 0 5 0 2 0

addi \$t4, \$zero, 9
0010 0000 0000 0110 0000 0000 0000 1001
2 0 0 c 0 0 0 9

slt \$t3, \$t2, \$t4
0000 0001 0100 1100 0101 1000 0010 1010
014c582a

beq \$t3, \$zero, SAI
0001 0001 0110 0000 0000 0000 0001 0010
11600012

add \$s0, \$s1, \$s0
0000 0010 0011 0000 1000 0000 0010 0000
0 2 3 0 8 0 2 0

addi \$v0, \$zero, 1
0010 0000 0000 0010 0000 0000 0000 0001
2 0 0 2 0 0 0 1

add \$a0, \$zero, \$s0
0000 0000 0001 0000 0010 0000 0010 0000
0 0 1 0 2 0 2 0

addi \$v0, \$zero, 4
0010 0000 0000 0010 0000 0000 0000 0100
2 0 0 2 0 0 0 4

lui
0011 1100 0000 0001 0001 0000 0000 0001
3 c 0 1 1 0 0 1

ori
0011 0100 0010 0100 0000 0000 0000 0000
3 4 2 4 0 0 0 0

add \$s1, \$s0, \$s1
0000 0010 0001 0001 1000 1000 0010 0000
0 2 1 1 8 8 2 0

addi \$v0, \$zero, 1
0010 0000 0000 0010 0000 0000 0000 0001
2 0 0 2 0 0 0 1

add \$a0, \$zero, \$s1
0000 0000 0001 0001 0010 0000 0010 0000
0 0 1 1 2 0 2 0


addi \$v0, \$zero, 4
0010 0000 0000 0010 0000 0000 0000 0100
2 0 0 2 0 0 0 4

```
lui
0011 1100 0000 0001 0001 0000 0000 0001
3   c   0   1   1   0   0   1
ori
0011 0100 0010 0100 0000 0000 0000 0000
3   4   2   4   0   0   0   0
```


```
addi $t2, $t2, 1
0010 0001 0100 1010 0000 0000 0000 0001
2   1   4   a   0   0   0   1
```


```
j for
0000 1000 0000 0000 0000 0000 0000 1100
0800000c
```

```
addi $v0, $zero, 10
0010 0000 0000 0010 0000 0000 0000 1010
2   0   0   2   0   0   0   a
```



Projeto:	MIPS-32 Monociclo set de Instruções Reduzidas	
	Versão: 0.55	Data: 22/05/2016
Projetista:	Prof. Dr. rer. nat. Daniel Duarte Abdala	





Registers


\$zero	0
\$at	1
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$t0-\$t7	8-15
\$s0-\$s7	16-23
\$t8-\$t9	24-25
\$k0-\$k1	26-27
\$gp	28
\$sp	29
\$fp	30
\$ra	31


Control Signals

Instruction	op
add	0
sub	0
and	0
or	0
nor	0
xor	0
sll	0
srl	0
l	0
jr	0
jal	0
lw	1
sw	1
mul	0
div	0
mfo	0
mhi	0
lui	0


Instruction Format







Projeto:	MIPS-32 Monociclo set de Instruções Reduzidas		
	Versão: 0.55		Data: 22/05/2016
Projetista:	Prof. Dr. rer. nat. Daniel Duarte Abdala		





\$k0-\$k1	26-27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

slt	0
addi	0
andi	0
ori	0
xori	0
sll	0
srl	0
beq	0
j	0
jr	0
jal	0
lw	1
sw	1
mul	0
div	0
mfo	0
mthi	0
lui	0


Instruction Format







Projeto:	MIPS-32 Monociclo set de Instruções Reduzidas	
	Versão: 0.55	Data: 22/05/2016
Projetista:	Prof. Dr. rer. nat. Daniel Duarte Abdala	



Registers


\$zero	0
\$at	1
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$t0-\$t7	8-15
\$s0-\$s7	16-23
\$t8-\$t9	24-25
\$k0-\$k1	26-27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Control Signals


Instruction	op
add	0
sub	1
and	4
or	5
nor	6
xor	7
slt	8
addi	9
andi	10
ori	11
xori	12
sll	13
srl	14
beq	15
j	16
jr	17
jal	18
lw	19
sw	20
mul	21
div	22
mfo	23
mthi	24
lui	25

Instruction Format





Projeto:	MIPS-32 Monociclo set de Instruções Reduzidas	
	Versão: 0.55	Data: 22/05/2016
Projetista:	<i>Prof. Dr. rer. nat. Daniel Duarte Abdala</i>	



Registers

\$zero	0
\$at	1
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$t0-\$t7	8-15
\$s0-\$s7	16-23
\$t8-\$t9	24-25
\$k0-\$k1	26-27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Control Signals

Instruction	op
add	0
sub	0
and	0
or	0
nor	0
xor	0
sll	0
addi	0
andi	0
ori	0
xori	0
sll	0
srl	0
beq	0
j	0
jr	0
jal	0
lw	0
sw	0
mul	0
div	0
mfo	0
mthi	0
lui	0

Instruction Format



