





1







2

طراحی سیستم‌های دیجیتال



$$S = C_{in} \oplus (A \oplus B)$$

$$C_{out} = AB + C_{in}(A \oplus B)$$



3



3

طراحی سیستم‌های دیجیتال



$$S = C_{in} \oplus (A \oplus B)$$

$$C_{out} = AB + C_{in}(A \oplus B)$$




مدار
سخت‌افزاری

4


4

طراحی سیستم‌های دیجیتال



```
ENTITY full_adder IS
PORT (a, b, cin: IN BIT;
      s, cout: OUT BIT);
END full_adder;


-----
ARCHITECTURE dataflow OF full_adder IS
BEGIN
    s <= a XOR b XOR cin;
    cout <= (a AND b) OR (a AND cin) OR
             (b AND cin);
END dataflow;
```



5

5


طراحی سیستم‌های دیجیتال



6

6


طراحی سیستم‌های دیجیتال (شبیه‌سازی زمانی)



7

7


طراحی سیستم‌های دیجیتال



8

8


طراحی سیستم‌های دیجیتال



9


9

طراحی سیستم‌های دیجیتال




10

10




13



14


زبان توصیف سخت افزار



15


15

زبان توصیف سخت افزار



16

16



17