


# **Registers and Register Files**

# State – the central concept of computing

Computer can do 2 things


- 1) Store state (How do we actually store bits?)
- 2) Manipulate state




# Today's lecture

- D Flip flops
  - Asynchronous reset
  - Enable
- Random Access Memory (RAM)
  - Addressable storage
- Register Files
  - Registers
  - Decoders



# We want to update all state elements at the same time



- Alternate between computation and updating state.




# The D flip-flop stores it's D input as it's state on the rising edge of the clock




# Asynchronous reset immediately resets a flip-flop to 0

- **Asynchronous** = pertaining to operation without the use of fixed time intervals (opposed to synchronous).



# Asynchronous Reset implementation



One example possible implementation



(Not required material)

# When enable is 0, the flip flop doesn't change on the rising edge


- Behaves normally when enable=1





# Use multiple **flip flops** to build **registers**

- Example **4-bit register** made of **four D flip flops**
  - All **control** signals use the same input



The index of an array tells us how many rows our element is offset from the “top” of the array

**Array**[ **i d x**]

| Idx  | Data   |
|------|--------|
| 0    | 84     |
| 1    | 6584   |
| 2    | 4248   |
| 3    | 6485   |
| 4    | 1388   |
| ...  |        |
| ...  |        |
| N- 2 | 841607 |
| N- 1 | 0      |

# Random Access Memory (RAM) is the hardware equivalent of an array

Addr

- RAM stores **data** at **addresses**
- All **data** has the same bit width
- Use brackets to access **data** at any **address**

**M**[Addr]

idx

- Arrays store **data** at **indices**
- All **data** has the same type
- Use brackets to access **data** at any **index**

**Array**[idx]

# RAM is the hardware equivalent of an array

- The **address** is an array index.
  - A  $k$ -bit **address** can specify one of  $2^k$  **words**
- Each **address** refers to one **word of data**.
  - Each **word** can store  $N$  bits

**M**[ **Address** ]


| Address | Data       |
|---------|------------|
| 00000   | 0xC0DED00D |
| 00001   | 0x29503812 |
| 00010   | 0xFEEDFACE |
| 00011   | 0xBACD1083 |
| 00100   | 0xDEADBEEF |
| ...     |            |
| ...     |            |
| 11110   | 0xA194A049 |
| 11111   | 0x00000000 |

# A RAM should be able to

1. Store many **words**, one per **address**
2. Read the **word** that was saved at a particular **address** ( $??? = M[Addr]$ )
3. Change the **word** that's saved at a particular **address** ( $M[Addr] = ???$ )

A register file is an “array”  
of registers that implement  
a synchronous RAM

**R**[Addr]



# of address  
wires




$2^1 \times 4$

Size of our  
fixed width  
data




Register  
file



# A Register File is a synchronous RAM

Use the letter R to indicate that the RAM is a register file rather than a generic memory (M)


**R**[Addr]





# Our MIPS register file will enable single cycle operations on multiple data


- 2 read ports, so we can read two values simultaneously
- 1 write port



# Let's build a 2-word memory with 4-bit words



A register file has 3 parts

1. **The Storage:** An array of registers
2. **The Read Ports:** Output the **data** of the register indicated by read **addresses**
3. **The Write Port:** Selectively write **data** to the register indicated by write **address**





# Step 1: Allocate 1 register per address ( $2^1 \times 4$ )



- Wire clocks and resets together to maintain synchronization



Step 2: Read ports use the **address** to **select** one register's **data** to output




# Step 3: Write ports decode the **address** to **enable** writing to exactly one register




# Decoders receive a binary code to generate **control** signals

- A 1-to-2 Binary decoder receives a 1-bit unsigned binary code to enable one of two devices




| $EN$ | $A_0$ | $(E_1, E_0)$ |
|------|-------|--------------|
| 0    | X     | (0, 0)       |
| 1    | 0     | (0, 1)       |
| 1    | 1     | (1, 0)       |

# **$n$ -to- $2^n$ Binary decoders receive $n$ -bit unsigned binary codes to enable one of $2^n$**




| EN | A[1:0] | E[3:0]    |
|----|--------|-----------|
| 0  | X      | (0,0,0,0) |
| 1  | (0,0)  | (0,0,0,1) |
| 1  | (0,1)  | (0,0,1,0) |
| 1  | (1,0)  | (0,1,0,0) |
| 1  | (1,1)  | (1,0,0,0) |




| EN  | A[4:0] | E[31:0] |
|-----|--------|---------|
| 0   | X      | 0x0000  |
| 1   | 0      | 0x0001  |
| 1   | 1      | 0x0002  |
| ... | ...    | ...     |
| 1   | 30     | 0x4000  |
| 1   | 31     | 0x8000  |

# 2<sup>1</sup> x 4-bit register file (only 1 read port fully built)





# What does it do?



# Implementing counters

