FPGAs and Verilog Testing a Verilog design

Imperial College London: Digital Electronic 2


http://www.ee.ic.ac.uk/pcheung/teaching/ee2 digital/index.html

Welcome to the world of ASIC

http://www.asic-world.com/

Brown and Vranesic, "Fundamentals of Digital Logic with Verilog Design"

EDA playground: online tool for writing and testing HDL code https://www.edaplayground.com/








Testing a Verilog design

 After writing Verilog code for a digital circuit, the next step is to test the functionality of the circuit



Circuit diagram of a half adder

х	y	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table for a half adder

```
// Function: half adder
module HalfAdder(x, y, s, c);

input wire x, y;
output wire s, c;


assign s = x ^ y; /* Sum = x XOR y */
assign c = x & y; /* Carry = x AND b */
endmodule
```


Verilog code for a half adder

Testing a Verilog design

- After writing Verilog code for a digital circuit, the next step is to test the functionality of the circuit
- A test bench module can be written to generate input signals for the module under test and to observe the output signals







Circuit diagram of a half adder

х	y	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table for a half adder

```
// Function: half adder
module HalfAdder(x, y, s, c);


input wire x, y;
output wire s, c;

assign s = x ^ y; /* Sum = x XOR y */
assign c = x & y; /* Carry = x AND b */
endmodule
```

Verilog code for a half adder

Testing a Verilog design


- After writing Verilog code for a digital circuit, the next step is to test the functionality of the circuit
- A test bench module can be written to generate input signals for the module under test and to observe the output signals



Circuit diagram of a half adder

		Carry	Sum
х	y	c	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table for a half adder




```
1 // Function: half adder
2 module HalfAdder(x, y, s, c);
4     input wire x, y;
6     output wire s, c;
7     assign s = x ^ y;     /* Sum = x XOR y */ assign c = x & y;     /* Carry = x AND b */
10 endmodule
```

Verilog code for a half adder


FPGAs and Verilog Testing a Verilog design

 EDA playground can be used to write Verilog code for both the digital circuit and the test bench: https://www.edaplayground.com/




FPGAs and Verilog Testing a Verilog design

 EDA playground can be used to write Verilog code for both the digital circuit and the test bench: https://www.edaplayground.com/



Testing a Verilog design: steps

Step 1: describe the expected operation of the digital circuit



Circuit diagram of a half adder

	r y	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table for a half adder

```
// Function: half adder

module HalfAdder(x, y, s, c);


input wire x, y;
output wire s, c;

assign s = x ^ y; /* Sum = x XOR y */
assign c = x & y; /* Carry = x AND b */

endmodule
```

Testing a Verilog design: steps


- Step 1: describe the expected operation of the digital circuit
- Step 2: write Verilog code for the test bench. Note that a test bench does not have any ports, ie. no inputs, no outputs



Circuit diagram of a half adder

х	y	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


Truth table for a half adder



Test Bench

Testing a Verilog design: steps


- Step 1: describe the expected operation of the digital circuit
- Step 2: write Verilog code for the test bench. Note that a test bench does not have any ports, ie. no inputs, no outputs
 - 2a) Define internal signals to connect with the inputs and outputs of the Module Under Test (MUT).




Circuit diagram of a half adder

		Carry	Sum
х	y	c	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table for a half adder






Test Bench

Testing a Verilog design: steps

- Step 1: describe the expected operation of the digital circuit
- Step 2: write Verilog code for the test bench. Note that a test bench does not have any ports, ie. no inputs, no outputs
 - 2a) Define internal signals to connect with the inputs and outputs of the Module Under Test (MUT).



Circuit diagram of a half adder


2b) Instantiate the MUT in the test bench

```
// Test Bench for half adder
2 module HalfAdder tb:
     reg x_tb, y_tb;
     wire s_tb, c_tb;
     // Instantiate design under test
     HalfAdder MyHalfAdder (.x(x_tb), .y(y_tb), .s(s_tb), .c(c_tb));
8
9
10
                                   format: .signal MUT(signal TestBench)
11
12
13
    MyHalfAdder is an instant
14
    of the module HalfAdder
15
16
17
18
19
20
21
23 endmodule
```

```
// Function: half adder
module HalfAdder(x, y, s, c);

input wire x, y;
output wire s, c;


assign s = x ^ y; /* Sum = x XOR y */
assign c = x & y; /* Carry = x AND b */
endmodule
```




Test Bench


Testing a Verilog design: steps

- Step 1: describe the expected operation of the digital circuit
- Step 2: write Verilog code for the test bench. Note that a test bench does not have any ports, ie. no inputs, no outputs
 - 2a) Define internal signals to connect with the inputs and outputs of the Module Under Test (MUT).
 - 2b) Instantiate the MUT in the test bench
 - 2c) Generate the input signals






Circuit diagram of a half adder




Truth table for a half adder




Test Bench

Testing a Verilog design: steps

- Step 1: describe the expected operation of the digital circuit
- Step 2: write Verilog code for the test bench. Note that a test bench does not have any ports, ie. no inputs, no outputs
 - 2a) Define internal signals to connect with the inputs and outputs of the Module Under Test (MUT).
 - 2b) Instantiate the MUT in the test bench
 - 2c) Generate the input signals and observe the outputs






Circuit diagram of a half adder

x	у	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


Truth table for a half adder




Test Bench

Testing a Verilog design: steps

- Step 1: describe the expected operation of the digital circuit
- Step 2: write Verilog code for the test bench. Note that a test bench does not have any ports, ie. no inputs, no outputs
 - 2a) Define internal signals to connect with the inputs and outputs of the Module Under Test (MUT).
 - 2b) Instantiate the MUT in the test bench
 - 2c) Generate the input signals and observe the outputs





Circuit diagram of a half adder

х	у	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table for a half adder


time,	x_tb,	y_tb,	s_tb,	c_tb
0,	0,	Ο,	0,	0
5,	0,	1,	1,	0
10,	1,	Ο,	1,	0
15,	1,	1,	0,	1

Display to the user after Verilog test bench code executes

Testing a Verilog design: steps

- Step 1: describe the expected operation of the digital circuit
- Step 2: write Verilog code for the test bench. Note that a test bench does not have any ports, ie. no inputs, no outputs
 - 2a) Define internal signals to connect with the inputs and outputs of the Module Under Test (MUT).
 - 2b) Instantiate the MUT in the test bench
 - 2c) Generate the input signals and observe the outputs

```
1 // Test Bench for half adder
                                          1 // Function: half adder
2 module HalfAdder tb:
                                          3 module HalfAdder(x, y, s, c);
     reg x_tb, y_tb;
     wire s_tb, c_tb;
                                               input wire x, y;
                                               output wire s, c;
     // Instantiate design under test
                                               assign s = x \wedge y; /* Sum = x XOR y */
     HalfAdder MyHalfAdder(.x(x_tb),
                                               assign c = x \& y; /* Carry = x AND b */
                                         11 endmodule
     initial begin
9
10
11
12
       // Display the column headings
       $display("\t\ttime,\tx_tb,\ty_tb,\ts_tb,\tc_tb"); // \t means tab
13
14
       // Set up a monitor routine for pins of interest
15
       monitor(''%d,\t%b,\t%b,\t%d'',\time, x_tb,y_tb,s_tb,c_tb);
16
17
18
       x_tb = 0; y_tb = 0; #5;
       x_tb = 0; y_tb = 1; #5;
19
       x_tb = 1; v_tb = 0; #5;
20
21
       x_tb = 1; v_tb = 1; #5;
     end
23 endmodule
```



Circuit diagram of a half adder

х	у	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table for a half adder

Equivalent


.. Verilog code for HalfAdder was accurate

time,	x_tb,	y_tb,	s_tb,	c_tb
Ο,	Ο,	0,	0,	0
5,	Ο,	1,	1,	0
10,	1,	0,	1,	0
15,	1,	1,	Ο,	1

Display to the user after Verilog test bench code executes

Testing a Verilog design: full adder

Write the Verilog code for the test bench



Full adder

```
// Full adder


module FullAdder(x, y, cin, s, cout);
input wire x, y, cin;
output wire s, cout;

assign s = x ^ y ^ cin;
assign cout = ((x ^ y) & cin)| (x & y);
endmodule
```



Testing a Verilog design: full adder

Write the Verilog code for the test bench



```
1 // Test Bench for full adder
2 module FullAdder_tb;
    reg x, y, cin;
    wire s, cout;
    // Instantiate design under test
    FullAdder MyFullAdder(.x(x), .y(y), .cin(cin), .s(s), .cout(cout));
8
    initial begin
9
10
11
      // Display the column headings
12
      $display("\t\ttime,\tcin,\tx,\ty,\ts,\tcout"); // \t means tab
13
14
      // Set up a monitor routine for pins of interest
15
      $monitor("%d,\t%b,\t%b,\t%b,\t%d",$time,cin,x,y,s,cout);
16
17
       cin = 0; x = 0; y = 0; #5;
18
      cin = 0; x = 0; y = 1; #5;
19
      cin = 0; x = 1; y = 0; #5;
20
      cin = 0; x = 1; y = 1; #5;
21
      cin = 1; x = 0; y = 0; #5;
22
      cin = 1; x = 0; y = 1; #5;
23
      cin = 1; x = 1; y = 0; #5;
24
25
      cin = 1; x = 1; y = 1; #5;
    end
27 endmodule
```

Full adder

```
// Full adder


module FullAdder(x, y, cin, s, cout);
input wire x, y, cin;
output wire s, cout;

assign s = x ^ y ^ cin;
assign cout = ((x ^ y) & cin)| (x & y);

endmodule
```

Testing a Verilog design: full adder

Write the Verilog code for the test bench



```
1 // Test Bench for full adder
2 module FullAdder_tb;
    reg x, y, cin;
    wire s, cout;
    // Instantiate design under test
    FullAdder MyFullAdder(.x(x), .y(y), .cin(cin), .s(s), .cout(cout));
8
    initial begin
9
10
11
      // Display the column headings
12
      $display("\t\ttime,\tcin,\tx,\ty,\ts,\tcout"); // \t means tab
13
14
      // Set up a monitor routine for pins of interest
15
      $monitor("%d,\t%b,\t%b,\t%b,\t%d",$time,cin,x,y,s,cout);
16
17
      cin = 0; x = 0; y = 0; #5;
18
      cin = 0; x = 0; y = 1; #5;
19
       cin = 0; x = 1; y = 0; #5;
20
      cin = 0; x = 1; y = 1; #5;
21
      cin = 1; x = 0; y = 0; #5;
22
      cin = 1; x = 0; y = 1; #5;
23
      cin = 1; x = 1; y = 0; #5;
24
      cin = 1; x = 1; y = 1; #5;
25
    end
27 endmodule
```

Full adder

```
// Full adder

module FullAdder(x, y, cin, s, cout);
input wire x, y, cin;
output wire s, cout;

assign s = x ^ y ^ cin;
assign cout = ((x ^ y) & cin) | (x & y);

endmodule
```

```
time,
        cin.
                                          cout
                х,
                         у,
                                 s,
  0.
        0.
  10,
                                 1,
                                          0
                                          1
 15.
       1.
                                 1.
  20,
  30,
                                          1
  35.
      1.
                                 1.
                                          1
                         1.
```


After running code

.: FullAdder was accurately coded in Verilog

Testing a Verilog design: D flip-flop

Steps: follow the same steps as outlined previously

```
1 // Test Bench for D flip-flop
2 module DFlipflop_tb;
     reg d, clk;
     wire q, qb;
5
     // Instantiate design under test
    DFlipflop MyDFlipflop(.d(d), .clk(clk), .q(q), .qb(qb));
8
     initial begin
9
       $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
10
11
12
      // Display the column headings
       $display("\t\ttime,\td,\tq"); // \t means tab
13
14
       // Set up a monitor routine for pins of interest
15
       $monitor("%d,\t%b,\t%b",$time,d,q);
16
17
18
          c1k = 0: d = 0: #5
          clk = 1; d = 0; #5
19
20
          clk = 0: d = 1: #5
21
          c1k = 0: d = 0: #5
22
23
          clk = 0; d = 1; #5
24
25
          clk = 1: d = 1: #5
26
          c1k = 0; d = 0; #5
27
          clk = 1: d = 0: #5
28
29
          clk = 0; d = 1; #5
30
          clk = 1; d = 1; #5
31
32
33
          c1k = 0: d = 0:
34
     end
38 endmodule
```



Symbol of a D flip-flop

```
// D flip-flop

module DFlipflop(d, clk, q, qb);
input wire clk, d;
output reg q;
output wire qb;


always @(posedge clk)
begin
q <= d;
end

assign qb = ~q;
endmodule</pre>
```

FPGAs and Verilog Testing a Verilog design: D flip-flop

Steps: follow the same steps as outlined previously

```
1 // Test Bench for D flip-flop
                                           Saves signal information
 2 module DFlipflop_tb;
                                                for plotting later
     reg d, clk;
     wire q, qb;
 5
 6
     // Instantiate design under test
    DFlipflop MyDFlipflop(.d(d), .clk(clk), /q(q), .qb(qb));
8
9
     initial begin
       $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
10
11
       // Display the column headings
12
       $display("\t\ttime,\td,\tq"); // \t means tab
13
14
       // Set up a monitor routine for pins of interest
15
       $monitor("%d,\t%b,\t%b",$time,d,q);
16
17
18
          c1k = 0: d = 0: #5
          clk = 1; d = 0; #5
19
20
          clk = 0: d = 1: #5
21
          c1k = 0: d = 0: #5
22
23
          clk = 0; d = 1; #5
24
25
          clk = 1: d = 1: #5
26
          c1k = 0; d = 0; #5
27
          clk = 1: d = 0: #5
28
29
30
          clk = 0; d = 1; #5
          clk = 1; d = 1; #5
31
32
33
          c1k = 0: d = 0:
34
     end
38 endmodule
```



Symbol of a D flip-flop


```
// D flip-flop


module DFlipflop(d, clk, q, qb);
input wire clk, d;
output reg q;
output wire qb;

always @(posedge clk)
begin
q <= d;
end


assign qb = ~q;
endmodule
```

- Changing the inputs: clk and d
- Observing the outputs: q and qb






Symbol of a D flip-flop




- Changing the inputs: clk and d
- Observing the outputs: q and qb

```
18
            c1k = 1; d = 0; #5
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
```




Symbol of a D flip-flop




- Changing the inputs: clk and d
- Observing the outputs: q and qb

```
c1k = 0; d = 0; #5
18
           clk = 1; d = 0; #5
19
20
21
           c1k = 0: d = 0: #5
22
23
24
25
26
27
28
29
30
31
32
33
```




Symbol of a D flip-flop




- Changing the inputs: clk and d
- Observing the outputs: q and qb

```
c1k = 0; d = 0; #5
18
          clk = 1; d = 0; #5
19
20
21
           c1k = 0: d = 0: #5
22
23
          c1k = 0; d = 1; #5
24
          c1k = 1; d = 1; #5
25
26
27
28
29
30
31
32
33
```




Symbol of a D flip-flop




- Changing the inputs: clk and d
- Observing the outputs: q and qb

```
c1k = 0; d = 0; #5
18
          clk = 1; d = 0; #5
19
20
          clk = 0; d = 1; #5
21
          c1k = 0: d = 0: #5
22
23
          clk = 0; d = 1; #5
24
          clk = 1; d = 1; #5
25
26
          c1k = 0: d = 0: #5
27
          clk = 1; d = 0; #5
28
29
30
31
32
33
```




Symbol of a D flip-flop



Testing a Verilog design: shift register

Steps: follow the same steps as outlined previously

```
1 // Test Bench for Shift Register
2 module ShiftRegister_tb;
    reg In, clk;
    wire Q1, Q2, Out;
    // Instantiate design under test
    ShiftRegister MyShiftRegister(.In(In), .clk(clk), .Q1(Q1), .Q2(Q2), .Out(Out));
8
9
    initial begin
      $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
10
11
      // Display the column headings
12
      $display("\t\ttime,\tIn,\tQ1,\tQ2,\tOut"); // \t means tab
13
14
      // Set up a monitor routine for pins of interest
15
       $monitor("%d,\t%b,\t%b,\t%b,\t%b",$time,In,Q1,Q2,Out);
16
17
          clk = 0; In = 1; #5
18
19
          clk = 1; In = 1; #5
20
21
          clk = 0: In = 1: #5
          clk = 1; In = 1; #5
22
23
24
          clk = 0; In = 1; #5
          clk = 1; In = 1; #5
25
26
27
          clk = 0; In = 1; #5
          clk = 1; In = 1; #5
28
29
          clk = 0; In = 1; #5
30
          clk = 1; In = 1; #5
31
32
          c1k = 0; In = 1;
33
34
    end
38 endmodule
```




Circuit diagram of a 3-bit shift register

```
1 // Shift register
3 module ShiftRegister(In, clk, Q1, Q2, Out);
    input wire In, clk;
    output reg Q1, Q2, Out;
     always @(posedge clk )
     beain
10
      Q1 <= In;
      Q2 <= Q1;
11
      Out <= 02:
12
13
14
15
16 endmodule
```

Testing a Verilog design: shift register

Steps: follow the same steps as outlined previously

```
1 // Test Bench for Shift Register
2 module ShiftRegister_tb;
    reg In, clk;
    wire Q1, Q2, Out;
    // Instantiate design under test
    ShiftRegister MyShiftRegister(.In(In), .clk(clk), .Q1(Q1), .Q2(Q2), .Out(Out));
8
9
    initial begin
       $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
10
11
       // Display the column headings
12
       $display("\t\ttime,\tIn,\tQ1,\tQ2,\tOut"); // \t means tab
13
14
       // Set up a monitor routine for pins of interest
15
       $monitor("%d,\t%b,\t%b,\t%b,\t%b",$time,In,Q1,Q2,Out);
16
17
          clk = 0; In = 1; #5
18
19
          clk = 1; In = 1; #5
20
21
          clk = 0: In = 1: #5
          clk = 1; In = 1; #5
22
23
24
          clk = 0; In = 1; #5
          clk = 1; In = 1; #5
25
26
27
          clk = 0; In = 1; #5
          clk = 1; In = 1; #5
28
29
          clk = 0; In = 1; #5
30
          clk = 1; In = 1; #5
31
32
33
          clk = 0; In = 1;
34
    end
38 endmodule
```



Circuit diagram of a 3-bit shift register


```
1 // Shift register
3 module ShiftRegister(In, clk, Q1, Q2, Out);
    input wire In, clk;
    output reg Q1, Q2, Out;
     always @(posedge clk )
     beain
10
      Q1 <= In;
      Q2 <= Q1;
11
12
      Out <= 02:
13
14
15
18 endmodule
```

```
time, In, Q1, Q2, Out
0, 1, x, x, x
5, 1, 1, x, x
15, 1, 1, 1, x
25, 1, 1, 1, 1
```

After running code


.. ShiftRegister was accurately coded in Verilog

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1



4-bit counter

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1



4-bit counter


```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;

always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
endmodule
```

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count;
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
     $dumpfile("dump.vcd"): $dumpvars(1): // For plotting
11
12
      // Display the column headings
13
14
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
      #5 clk = !clk; // toggle clock from LOW to HIGH
20
21
      reset = 1;
                             // reset counter
      #5 clk = !clk; // toggle clock from HIGH to low
22
23
      reset = 0; enable = 1; //enable counter
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk; // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter


```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;

always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
end
end
end</pre>
```

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count:
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
      $dumpfile("dump.vcd"): $dumpvars(1): // For plotting
11
12
      // Display the column headings
13
14
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
      #5 clk = !clk;
                            // toggle clock from LOW to HIGH
20
21
      reset = 1;
                             // reset counter
      #5 clk = !clk; // toggle clock from HIGH to low
22
23
      reset = 0; enable = 1; //enable counter
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk; // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter


module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;

always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
end
end
end</pre>
```

```
time.
              enable, count
       reset.
                      х
              ο.
 10.
      ο.
              1.
                      1
      ο,
              1.
                      2
 25.
      ο.
              1,
 35.
      ο.
              1.
                      4
 55.
              1,
                      5
      ο.
```

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count;
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
      $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
11
12
      // Display the column headings
13
14
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
     #5 clk = !clk;
20
                              // toggle clock from LOW to HIGH
21
      reset = 1;
                              // reset counter
22
      #5 clk = !clk;
                           // toggle clock from HIGH to low
23
      reset = 0; enable = 1; //enable counter
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk; // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter


module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;

always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
end
end
end</pre>
```

```
time.
       reset, enable, count
                         х
                         0
  5.
       1.
                ο.
 10.
       ο.
                1.
                         1
 15.
       ο,
                1.
                         2
 25.
       0.
               1.
 35.
       0.
               1.
                         4
 55.
                1,
                         5
       ο.
```

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count;
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
      $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
11
12
      // Display the column headings
13
14
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
20
      #5 clk = !clk;
                              // toggle clock from LOW to HIGH
21
      reset = 1;
                              // reset counter
22
      #5 clk = !clk; // toggle clock from HIGH to low
23
      reset = 0; enable = 1; //enable counter
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk; // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;

always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end


endmodule
```

```
enable, count
      reset.
              ο.
                       х
                       0
              ο,
10.
     0.
              1.
                       0
                       1
15.
      0.
              1.
25.
      0.
              1.
                       2
                       3
35.
      0.
              1.
45,
                       4
55.
              1,
                       5
      ο.
```

Design and test a digital circuit: 4-bit counter

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count;
    // Instantiate design under test
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
8
9
10
    initial begin
      $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
11
12
      // Display the column headings
13
14
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
      #5 clk = !clk;
                             // toggle clock from LOW to HIGH
20
21
      reset = 1;
                             // reset counter
      #5 clk = !clk; // toggle clock from HIGH to low
22
      reset = 0; enable = 1; //enable counter
23
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk;
                          // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;


always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
end
end
end</pre>
```

```
enable, count
      reset.
                        х
                        0
      1.
               ο.
10.
               1.
15,
                        1
     0.
              1,
                        2
25.
      0.
               1.
35.
              1.
                        3
      ο.
45,
                        4
55.
               1,
                        5
      ο.
```

Design and test a digital circuit: 4-bit counter

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count;
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
      $dumpfile("dump.vcd"): $dumpvars(1): // For plotting
11
12
      // Display the column headings
13
14
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
      #5 clk = !clk;
                             // toggle clock from LOW to HIGH
20
21
      reset = 1;
                             // reset counter
22
      #5 clk = !clk; // toggle clock from HIGH to low
      reset = 0; enable = 1; //enable counter
23
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk;
                          // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;


always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
end
end
end</pre>
```

```
enable, count
      reset.
              ο.
                       0
10.
      ο.
              1.
                       1
     0.
                        3
35.
      0.
              1.
45,
                        4
55.
              1,
                       5
      ο.
```

Design and test a digital circuit: 4-bit counter

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count;
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
      $dumpfile("dump.vcd"): $dumpvars(1): // For plotting
11
12
      // Display the column headings
13
14
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
      #5 clk = !clk;
                             // toggle clock from LOW to HIGH
20
21
      reset = 1;
                             // reset counter
22
      #5 clk = !clk; // toggle clock from HIGH to low
      reset = 0; enable = 1; //enable counter
23
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk;
                          // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;


always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
endmodule</pre>
```

```
enable, count
      reset.
                        х
              ο.
10.
      ο.
              1.
                        1
     ο.
     0.
                        3
45.
      ο,
                        4
55.
      ο.
              1,
                        5
```

Design and test a digital circuit: 4-bit counter

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count:
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
      $dumpfile("dump.vcd"): $dumpvars(1): // For plotting
11
12
      // Display the column headings
13
14
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
      #5 clk = !clk;
                             // toggle clock from LOW to HIGH
20
21
      reset = 1;
                             // reset counter
22
      #5 clk = !clk; // toggle clock from HIGH to low
      reset = 0; enable = 1; //enable counter
23
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk;
                          // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;


always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
end
end
end</pre>
```

```
enable, count
      reset.
                       х
              ο.
10.
      0.
              1.
                       1
15,
25.
     ο.
              1,
                       2
                       3
35.
              1.
45.
              1,
                       4
55,
```

Design and test a digital circuit: 4-bit counter

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count:
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
      $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
11
12
      // Display the column headings
13
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
14
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
      #5 clk = !clk;
                             // toggle clock from LOW to HIGH
20
21
      reset = 1;
                             // reset counter
22
      #5 clk = !clk; // toggle clock from HIGH to low
      reset = 0; enable = 1; //enable counter
23
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk;
                          // toggle clock every 5 time units
28
29
30
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;


always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
end
end
end</pre>
```

```
enable, count
      reset.
                       х
              ο.
10.
      0.
              1.
                       1
15,
25,
      ο.
              1,
                       2
                       3
35.
      0.
              1.
45.
              1,
                       4
55,
      ο,
              1,
                       5
```

Design and test a digital circuit: 4-bit counter

- Functionality of the counter:
 - When reset line = 1: count = 0
 - When reset line = 0, enable = 1: count = count + 1

```
1 // Test Bench for 4-bit counter
  module counter_tb;
    reg reset, enable, clk;
    wire [3:0] count;
    // Instantiate design under test
8
    counter Mycounter(.reset(reset), .enable(enable), .clk(clk), .count(count));
9
10
    initial begin
      $dumpfile("dump.vcd"); $dumpvars(1); // For plotting
11
12
      // Display the column headings
13
      $display("\t\ttime,\treset,\tenable,\tcount"); // \t means tab
14
15
      // Set up a monitor routine for pins of interest
16
      $monitor("%d,\t%b,\t%b,\t%d",$time,reset,enable,count);
17
18
19
      clk = 0; reset = 0; enable = 0;
      #5 clk = !clk; // toggle clock from LOW to HIGH
20
21
      reset = 1;
                             // reset counter
      #5 clk = !clk; // toggle clock from HIGH to low
22
23
      reset = 0; enable = 1; //enable counter
24
25
      repeat(10)
26
        begin
27
          #5 clk = !clk; // toggle clock every 5 time units
28
        end
    end
32 endmodule
```



4-bit counter

```
// 4-bit Counter

module counter(clk, reset, enable, count);
input wire clk, reset, enable;
output reg [3:0] count;

always @ (posedge clk)
begin
if (reset == 1'b1) count <= 0;
else if (enable == 1'b1) count <= count + 1;
end
end
end
end</pre>
```

```
enable, count
     reset.
                    х
            ο.
10.
     ο.
            1.
                    1
15,
            1.
                    2
25,
    ο.
            1,
     0,
35.
            1.
45,
                    4
55.
            1,
                    5
     ο.
```

FPGAs and Verilog Testing a Verilog design: summary of commands

- Constructs that apply to test benches only:
 - #n: delay for n time units in simulation.
 - initial: similar to an always block. Does not have a sensitivity list. Only runs once.
 - \$display: syntax and operation is similar to printf. Runs only once.
 - \$monitor: monitors changes in signals and displays values when they change
 - repeat(n): repeats a block, n times