

Verilog Cheat Sheet

S Winberg and J Taylor

helping you learn and remember

Comments

```
// One-liner
/* Multiple
lines */
```

Numeric Constants

// The 8-bit decimal number 106:

```
8'b_0110_1010 // Binary
8'o_152 // Octal
8'd_106 // Decimal
8'h_6A // Hexadecimal
"j" // ASCII
```

78'bZ // 78-bit high-impedance

Too short constants are padded with zeros on the left. Too long constants are truncated from the left.

Nets and Variables

```
wire [3:0]w; // Assign outside always blocks
reg [1:7]r; // Assign inside always blocks
reg [7:0]mem[31:0];
integer j; // Compile-time variable
```

Parameters

```
parameter N = 8;
localparam State = 2'd3;
```

genvar k; // Generate variable

Assignments

```
assign Output = A * B;
assign {C, D} = {D[5:2], C[1:9], E};
```

Operators

```
// These are in order of precedence...
// Select
A[N] A[N:M]
// Reduction
&A ~&A |A ~|A ~A
// Compliment
!A ~A
// Unary
+A -A
// Concatenate
\{A, ..., B\}
// Replicate
\{N\{A\}\}
// Arithmetic
A*B A/B A%B
A+B A-B
// Shift
A<<B A>>B
// Relational
A>B A<B A>=B A<=B
A==B A!=B
// Bit-wise
A&B
A^B A~^B
AlB
// Logical
A&&B
AIIB
// Conditional
A ? B : C
```

Module

```
module MyModule
#(parameter N = 8) // Optional parameter
(input Reset, Clk,
  output [N-1:0]Output);
// Module implementation
endmodule
```

Module Instantiation

```
// Override default parameter: setting N = 13
MyModule #(13) MyModule1(Reset, Clk, Result);
```

Case Generate always @(*) begin genvar j; case(Mux) wire [12:0]Output[19:0]; 2'd0: A = 8'd9;generate 2'd1. 2'd3: A = 8'd103;for(j = 0; j < 20; j = j+1)2'd2: A = 8'd2;begin: Gen_Modules MyModule #(13) MyModule_Instance(default:; Reset, Clk, endcase Output[j] end); always @(*) begin end casex(Decoded) endgenerate 4'b1xxx: Encoded = 2'd0; 4'b01xx: Encoded = 2'd1; State Machine 4'b001x: Encoded = 2'd2;reg [1:0]State; 4'b0001: Encoded = 2'd3;localparam Start = 2'b00; default: Encoded = 2'd0; localparam Idle = 2'b01; endcase localparam Work = 2'b11; end localparam Done = 2'b10; Synchronous reg tReset; always @(posedge Clk) begin if(Reset) B <= 0;</pre> always @(posedge Clk) begin B <= B + 1'b1; else tReset <= Reset; end if(tReset) begin State <= Start;</pre> Loop always @(*) begin end else begin Count = 0; case(State) for(j = 0; j < 8; j = j+1)Start: begin Count = Count + Input[j]; State <= Idle;</pre> end Idle: begin State <= Work; **Function** end function [6:0]F; Work: begin input [3:0]A; State <= Done;</pre> input [2:0]B; end begin Done: begin $F = \{A+1'b1, B+2'd2\};$ State <= Idle;</pre> end

default:;
 endcase
 end
end

endfunction