

Design




Figure 1: CMOS Inverter Schematic

Euler's Path

PMOS	NMOS
COMMON PATH: A	




Figure 2: Inverter Stick Diagram




Figure3: 2-input NAND Gate Schematic

Euler's Path

PMOS	NMOS
COMMON PATH: A - B	






Figure 4: Stick Diagram for 2-input NAND Gate Schematic



Half Adder




COMMON PATH: $\overline{B} - \overline{A}$	
Figure 4: Stick Diagram for SUM Logic	Figure 5: Stick Diagram for CARRY Logic
Euler's Path for CARRY Logic	
PMOS	NMOS

Design

1) Using Logic Gates

$$Y = A \cdot \bar{S} + B \cdot S$$



2) Using Transmission Gates




Figure 3 Schematic for 2:1 MUX using Transmission Gates




Figure 4 Alternative Form of Figure 18




Figure 5 Stick Diagram for 2: 1 MUX