

## Design




Figure 1: CMOS Inverter Schematic





Figure 2: Inverter Stick Diagram




Figure 3: 2-input NAND Gate Schematic






Figure 4: Stick Diagram for 2-input NAND Gate Schematic



Half Adder





Figure 1: Boolean Equations for 2-input Half-Adder

Figure 2: CMOS Logic for "SUM"

Figure 3: CMOS Logic for "CARRY"



COMMON PATH:  $\bar{B} - \bar{A}$




Figure 4: Stick Diagram for SUM Logic






Figure 5: Stick Diagram for CARRY Logic

Euler's Path for CARRY Logic

PMOS











NMOS



## Design

### 1) Using Logic Gates

$$Y = A \cdot \bar{S} + B \cdot S$$

	<table border="1" data-bbox="733 399 1330 736"> <thead> <tr> <th>PMOS</th> <th>NMOS</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> </tr> </tbody> </table> <p>COMMIN PATH: <math>A - \bar{S} - S - B</math></p> 	PMOS	NMOS		
PMOS	NMOS				
					
<p>Figure 1: Schematic for 2:1 MUX using Logic Equation</p>	<p>Figure 2: Stick Diagram for 2:1 MUX</p>				

## 2) Using Transmission Gates





Figure 3 Schematic for 2:1 MUX using Transmission Gates

Figure 4 Alternative Form of Figure 18




Figure 5 Stick Diagram for 2:1 MUX