RISC-V arch test Module: Privileged spec Task 3

Test Description:

This test sets up the trap handler and stores the address of trap handler in stvec register and delegates the exceptions to s mode. Then sets the mstaus register to move to the user mode and then jumps to the user mode where there is an illegal instruction and so the exception will be raised and since trap handler has been set to the supervisor mode the exception will be handled in supervisor mode.

Snapshots:

Start in Machine

Added the address of trap handler in stvec and delegated the exception for illegal instr to s mode using medeleg register

```
соге
        0: 0x0000000080001018 (0x00000293) li
        0: 3 0x0000000080001018 (0x00000293) x5
                                                       0x0000000000000000
соге
       0: 0x000000008000101c (0x30029073) csrw
                                                         mstatus, t0
соге
       0: 3 0x000000008000101c (0x30029073) c768_mstatus 0x0000000a00000000
соге
       0: 0x0000000080001020 (0x00000297) auipc
0: 3 0x0000000080001020 (0x00000297) x5
соге
                                                         t0, 0x0
                                                       0x0000000080001020
соге
       0: 0x0000000080001024 (0x01028293) addi
соге
                                                         t0, t0, 16
       0: 3 0x0000000080001024 (0x01028293) x5
соге
                                                       0x0000000080001030
       0: 0x0000000080001028 (0x34129073) csrw mepc, t0
0: 3 0x0000000080001028 (0x34129073) c833_mepc 0x0000000080001030
соге
соге
        0: 0x000000008000102c (0x30200073) mret
соге
        0: 3 0x000000008000102c (0x30200073) c768_mstatus 0x00000000a00000080
соге
```

Sets the mstatus to be in user mode and moved to the user mode using mret

Illegal instruction exception in user mode

```
0: >>>> trap_handler
соге
       0: 0x0000000080001048 (0x142022f3) csrr
                                                    t0, scause
соге
       0: 1 0x0000000080001048 (0x142022f3) x5
                                                 0x00000000000000002
       0: 0x000000008000104c (0x14102373) csrr
соге
                                                   t1, sepc
       0: 1 0x000000008000104c (0x14102373) x6
                                                 0x0000000080001030
соге
                                                 t2, 2
0x000000000000000002
      0: 0x0000000080001050 (0x00200393) li
соге
      0: 1 0x0000000080001050 (0x00200393) x7
соге
      0: 0x0000000080001054 (0x00728463) beq
                                                   t0, t2, pc + 8
соге
      0: 1 0x000000080001054 (0x00728463)
0: >>> handle_illegal_instruction
0: 0x000000008000105c (0x00100513) li
соге
соге
соге
                                                   a0, 1
      соге
соге
                                                 0x0000000080001034
соге
      0: 1 0x0000000080001060 (0x00430313) x6
соге
       0: 0x0000000080001064 (0x14131073) csrw
                                                   sepc, t1
       0: 1 0x0000000080001064 (0x14131073) c321_sepc 0x0000000080001034
соге
       0: 0x0000000080001068 (0x0040006f) j
                                                   pc + 0x4
соге
       0: 1 0x0000000080001068 (0x0040006f)
```

Trap handler in supervisor mode

Move out of supervisor mode trap handler using sret