

# RISC-V arch test

## Module: Privileged spec

### Task 7

#### Test Description:

In this test I have verified the smemmp extension behavior. I have set the RLB (Rule locking bypass) bit to 1 which means bypass the locking rule. Now I set the pmp regions as we have to configure these regions with locked and permission bits and then made those regions as M-mode only regions. After that, After that I set the MML bit in mseccfg register to ensure that the rules are enforced on machine mode only.

After that I tried to change the permissions of the TOR region from read only to execute only and it did work because the mseccfg.RLB is set. If I don't set the mseccfg.RLB bit then permission won't get changed and pmpcfg writes are ignored.

#### Snapshots:

```
core 0: 0x80001118 (0x300022f3) csrr    t0, mstatus
core 0: 3 0x80001118 (0x300022f3) x5    0x00000000
core 0: 0x8000111c (0x00006309) c.lui    t1, 0x2
core 0: 3 0x8000111c (0x6309) x6    0x00002000
core 0: 0x8000111e (0x80030313) addi     t1, t1, -2048
core 0: 3 0x8000111e (0x80030313) x6    0x00001800
core 0: 0x80001122 (0x0062e2b3) or      t0, t0, t1
core 0: 3 0x80001122 (0x0062e2b3) x5    0x00001800
core 0: 0x80001126 (0x30029073) csrw     mstatus, t0
core 0: 3 0x80001126 (0x30029073) c768_mstatus 0x00001800
core 0: 0x8000112e (0x00008003) set
```

Start in M mode

```
core 0: 3 0x80001010 (0x4291) x5    0x00000004
core 0: 0x80001012 (0x74729073) csrw     mseccfg, t0
core 0: 3 0x80001012 (0x74729073) c1863_mseccfg 0x00000004
core 0: 0x80001016 (0x800012b7) lui      t0, 0x80001
```

Set the mseccfg.RLB bit so that we can change the permissions

```

core 0: 3 0x80001016 (0x800012b7) x5 0x80001000
core 0: 0x8000101a (0x0022d293) srli t0, t0, 2
core 0: 3 0x8000101a (0x0022d293) x5 0x20000400
core 0: 0x8000101e (0x3b029073) csrw pmpaddr0, t0
core 0: 3 0x8000101e (0x3b029073) c944_pmpaddr0 0x20000400
core 0: 0x80001022 (0x800012b7) lui t0, 0x80001
core 0: 3 0x80001022 (0x800012b7) x5 0x80001000
core 0: 0x80001026 (0x0022d293) srli t0, t0, 2
core 0: 3 0x80001026 (0x0022d293) x5 0x20000400
core 0: 0x8000102a (0x1ff2e293) ori t0, t0, 511
core 0: 3 0x8000102a (0x1ff2e293) x5 0x200005ff
core 0: 0x8000102e (0x3b129073) csrw pmpaddr1, t0
core 0: 3 0x8000102e (0x3b129073) c945_pmpaddr1 0x200005ff
core 0: 0x80001032 (0x0707a2b7) lui t0, 0x707a
core 0: 3 0x80001032 (0x0707a2b7) x5 0x0707a000
core 0: 0x80001036 (0xc8928293) addi t0, t0, -887
core 0: 3 0x80001036 (0xc8928293) x5 0x07079c89
core 0: 0x8000103a (0x3a029073) csrw pmpcfg0, t0
core 0: 3 0x8000103a (0x3a029073) c928_pmpcfg0 0x07079c89
core 0: 0x8000103e (0x300022f3) csrw t0, mstatus

```

Configure pmp regions

```

core 0: 3 0x80001042 (0x4285) x5 0x00000001
core 0: 0x80001044 (0x74729073) csrw mseccfg, t0
core 0: 3 0x80001044 (0x74729073) c1863_mseccfg 0x00000001
core 0: 0x80001048 (0x0707a2b7) lui t0, 0x707a
core 0: 3 0x80001048 (0x0707a2b7) x5 0x0707a000
core 0: 0x8000104c (0xc8c28293) addi t0, t0, -884

```

Set the MML bit to enforce permissions only in M-mode

```

core 0: 3 0x80001048 (0x0707a2b7) x5 0x0707a000
core 0: 0x8000104c (0xc8c28293) addi t0, t0, -884
core 0: 3 0x8000104c (0xc8c28293) x5 0x07079c8c
core 0: 0x80001050 (0x3a029073) csrw pmpcfg0, t0
core 0: 3 0x80001050 (0x3a029073) c928_pmpcfg0 0x07079c89
core 0: 0x80001054 (0x00004285) c.li t0, 1
core 0: 3 0x80001054 (0x4285) x5 0x00000001

```

Update the permissions to executable

Adding a rule with executable privileges that either is M-mode-only or a locked Shared-Region is not possible and such pmpcfg writes are ignored, leaving pmpcfg Unchanged.

The restrictions can be ignored by setting the `msecfg.RLB` bit to 1. In this way the `pmpcfg` register writes does not get ignored. And `pmpcfg` writes to the new value.

XLEN-1	10	9	8	7	3	2	1	0
<b>WPRI</b>	SSEED	USEED	<b>WPRI</b>	RLB	MMWP	MML		
XLEN-10	1	1	5	1	1	1		

## Mseccfg register bits

- ## mseccfg.MML bit description

Matching region found for requested address	mseccfg.MML == 0				mseccfg.MML == 1				Shared & Locked
	pmpcfg.L == 0		pmpcfg.L == 1		pmpcfg.L == 0		pmpcfg.L == 1		
	S/U Mode	M Mode	S/U Mode	M Mode	S/U Mode	M Mode	S/U Mode	M Mode	
pmpcfg.RWX	Enforced	Ignored	Enforced & Locked		Enforced	Denied	Denied & Locked	Enforced & Locked	
- - -									
R - -									
R W -									
R - X									
- - X							Read Only	Read Only	
R W X							Execute Only	Execute Only	
- W -	Reserved for future use				Read Only	Read & Write	Execute Only	Execute Only	
- W X					Read & Write	Read & Write	Execute Only	Read & Execute	

