RISC-V arch test Module: Privileged spec Task 5

Test Description:

This test is configuring the the virtual memory for risc-v virtual memory mode sv32 in spike. I have enables the translation mechanism of sv 32 by setting the MSB bit of satp register to 1. First I have implemented a function to set up a page table entry "setup_pte". This function has four arguments: virtual address, physical address, permission bits and level bit. Virtual address is the address to whom we want to map physical address and physical address is the one which maps to virtual address. Set the permission bits for the PTE address and check the behaviour according to the permissions specified while setting the PTE.

SnapShots:

```
core
      0: 3 0x80000000 (0x200000ef) x1 0x80000004
core
      0: 0x80000200 (0x300022f3) csrr
                                         t0, mstatus
      0: 3 0x80000200 (0x300022f3) x5 0x00000000
core
core
core
      0: 0x80000208 (0x80030313) addi
                                       t1, t1, -2048
core
core
                                        t0, t0, t1
core
      0: 0x80000210 (0x30029073) csrw mstatus, t0
      0: 3 0x80000210 (0x30029073) c768 mstatus 0x00001800
          0×80000214 (0×0040006f) i
```

Starting the test in Machine mode

```
54 core 0: 3 0x80000260 (0xda428293) x5 0x80003000
55 core 0: 0x80000264 (0x01655313) srli t1, a0, 22
56 core 0: 3 0x80000264 (0x01655313) x6 0x00000000
57 core 0: 0x80000268 (0x3ff37313) andi t1, t1, 1023
58 core 0: 3 0x80000268 (0x3ff37313) x6 0x00000000
59 core 0: 0x8000026c (0x00231313) slli t1, t1, 2
60 core 0: 3 0x8000026c (0x00231313) x6 0x00000000
```

Extract the VPN1, by discarding the offset bits by shifting it to the right by 22 bits and then and that with 0x3ff to get only 10 bits as VPN is of 10 bits

```
core
      0: 3 0x8000026c (0x00231313) x6
      0: 0x80000270 (0x00c5d593) srli
core
                                          al, al, 12
      0: 3 0x80000270 (0x00c5d593) x11 0x00080000
core
      0: 0x80000274 (0x00a59593) slli
core
                                          al, al, 10
      0: 3 0x80000274 (0x00a59593) x11 0x20000000
core
core
      0: 0x80000278 (0x00b665b3) or
                                          a1, a2, a1
      0: 3 0x80000278 (0x00b665b3) x11 0x200000c9
```

Extract the physical page number from physical address and add the permission bits

```
66 core 0: 3 0x80000278 (0x00b065b3) x11 0x200000c9
67 core 0: 0x8000027c (0x006282b3) add t0, t0, t1
68 core 0: 3 0x8000027c (0x006282b3) x5 0x80003000
69 core 0: 0x80000280 (0x00b2a023) sw al, 0(t0)
70 core 0: 3 0x80000280 (0x00b2a023) mem 0x80003000 0x200000c9
71 core 0: 0x80000284 (0x00008067) ret
```

Calculated the PTE address by adding the base page table address with the address calculated using VPN and stored the PPN and permission bits to the PTE address

```
0: 0x80000230 (0x00004297) auipc
                                           t0, 0x4
      0: 3 0x80000230 (0x00004297) x5
                                         0x80004230
core
core
      0: 0x80000234 (0xdd028293) addi
                                           t0, t0, -560
      0: 3 0x80000234 (0xdd028293) x5
                                         0x80004000
core
      0: 0x80000238 (0x00c55313) srli
                                           t1, a0, 12
core
      0: 3 0x80000238 (0x00c55313) x6
core
      0: 0x8000023c (0x3ff37313) andi
core
core
      0: 3 0x8000023c (0x3ff37313) x6
core
      0: 0x80000240 (0x00231313) slli
                                           t1, t1, 2
      0: 3 0x80000240 (0x00231313) x6
                                         0x00000000
core
      0: 0x80000244 (0x00c5d593) srli
                                           al, al, 12
core
      0: 3 0x80000244 (0x00c5d593) x11
                                         0x00080000
core
      0: 0x80000248 (0x00a59593) slli
                                           a1, a1, 10
core
      0: 3 0x80000248 (0x00a59593) x11 0x20000000
      0: 0x8000024c (0x00b665b3) or
                                           a1, a2, a1
      0: 3 0x8000024c (0x00b665b3) x11
core
      0: 0x80000250 (0x006282b3) add
                                           t0, t0, t1
core
                                         0x80004000
core
core
      0: 0x80000254 (0x00b2a023) sw
                                           a1, 0(t0)
      0: 3 0x80000254 (0x00b2a023) mem 0x80004000 0x200000c3
core
```

Set up the PTE for level 0, by calculating the address for PTE using base address and address calculated using VPN and then stored the PPN on that PTE

```
0: 3 0x80000258 (0x00008067)
      0: 0x80000038 (0x00003297) auipc
                                           t0, 0x3
core
      0: 0x8000003c (0xfc828293) addi
core
core
core
      0: 0x80000040 (0x00c2d293) srli
                                           t0, t0, 12
      0: 3 0x80000040 (0x00c2d293) x5
core
      0: 0x80000044 (0x80000337) lui
core
core
      0: 0x80000048 (0x0062e2b3) or
                                           t0, t0, t1
core
core
                                           satp, t0
core
      0: 3 0x8000004c (0x18029073) c384_satp 0x80080003
```

Enable sv32 translation mechanism by setting the MSB of satp register to 1

```
0: 0x8000006c (0x300022f3) csrr
                                           t0, mstatus
core
       0: 3 0x8000006c (0x300022f3) x5
core
       0: 0x80000070 (0xffffe337) lui
       0: 3 0x80000070 (0xffffe337) x6
core
core
       0: 0x80000074 (0x7ff30313) addi
       0: 3 0x80000074 (0x7ff30313) x6
core
       0: 0x80000078 (0x0062f2b3) and
core
                                           t0, t0, t1
       0: 3 0x80000078 (0x0062f2b3) x5
core
core
       0: 3 0x8000007c (0x00001337) x6
core
       0: 0x80000080 (0x80030313) addi
core
core
       0: 0x80000084 (0x0062e2b3) or
                                           t0, t0, t1
core
       0: 3 0x80000084 (0x0062e2b3) x5
core
       0: 0x80000088 (0x30029073) csrw
                                           mstatus, t0
          3 0x80000088 (0x30029073) c768
                                          mstatus 0x00000800
```

Switch to supervisor mode

```
0: 0x8000008c (0x30200073) mret
       0: 3 0x8000008c (0x30200073) c784_mstatush 0x00000000 c768_mstatus 0x00000080
core
      0: 0x00000090 (0x00005697) auipc
core
      0: 1 0x00000090 (0x00005697) x13 0x00005090
      0: 0x00000094 (0xf7068693) addi
                                           a3, a3, -144
      0: 1 0x00000094 (0xf7068693) x13 0x00005000
core
      0: 0x00000098 (0x0006a303) lw
                                           t1, 0(a3)
core
core
      0: exception trap_load_page_fault, epc 0x00000098
                    tval 0x00005000
core
```

Load page fault because permission are not set for read in PTE

Reference:

1 6




Figure 4.16: Sv32 virtual address.

Got the VPN by using this virtual address specifications




Figure 4.17: Sv32 physical address.

Got the PPN to be stored in PTE using this physical address specifications

Figure 4.17: 5v32 physical address.




Figure 4.18: Sv32 page table entry.

Setup the complete PTE using this

X	W	R	Meaning
0	0	0	Pointer to next level of page table.
0	0	1	Read-only page.
0	1	0	Reserved for future use.
0	1	1	Read-write page.
1	0	0	Execute-only page.
1	0	1	Read-execute page.
1	1	0	Reserved for future use.
1	1	1	Read-write-execute page.

Table 4.5: Encoding of PTE R/W/X fields.

Permissions encoding for PTE