

# Yuang Xu

📍 Los Angeles, CA, USA    ✉ itwaix@outlook.com    🌐 github.com/itwaix

## Education

**University of Southern California (USC)**, Los Angeles, CA  
*Master of Science in Computer Science*

*Jan. 2024 – Dec. 2025*

**Shandong University**, China  
*Bachelor of Engineering in Computer Science and Technology*

*Sep. 2018 – Jun. 2022*

## Publications & Patents

- [1] Yuan Tian, **Yuang Xu**, Jun Zhou. *Underwater Image Enhancement Method Based on Feature Fusion Neural Network*. **IEEE Access**, 09/2022.
- [2] Bin Zhang, **Yuang Xu**, Wenrui Luo. *A Signal Acquisition Optimization Method based on RAPID Tomography*. **CN109946384A**, 06/2019. (Patent)

## Research & Systems Projects

### **TinyLlama Acceleration using OpenAI Triton**

*May. 2025 – Dec. 2025*

- Engineered a custom fused SwiGLU kernel in OpenAI Triton to integrate Linear, gating, and SiLU operations, significantly reducing global memory traffic and kernel launch overhead in MLP layers.
- Profiled and optimized memory access patterns and block-level parallelism using NVIDIA Nsight Systems and Nsight Compute to eliminate architectural bottlenecks.
- Achieved up to a 20% reduction in MLP latency on an RTX 3060 and a significantly lower GPU memory footprint compared to the PyTorch eager mode implementation.

### **Vision Transformer (ViT) Operator Optimization via TVM TensorIR**

*Aug. 2025 – Oct. 2025*

- Executed end-to-end model conversion from PyTorch to TVM via ONNX, identifying and targeting performance-critical subgraphs in Attention and Patch Embedding layers.
- Optimized memory locality and execution efficiency by combining MetaSchedule auto-tuning with manual TensorIR scheduling, including tiling, loop reordering, vectorization, and cache read/write reuse.
- Benchmarked optimized kernels on an NVIDIA RTX 3070 Ti, achieving superior inference performance and lower memory overhead compared to the PyTorch eager mode baseline.

### **XLA-driven TPU Architecture & Compiler Exploration**

*Nov. 2025 – Present*

- Deconstructed the XLA lowering pipeline by tracing IR transformations from StableHLO to LLO; analyzed instruction mapping to TPU tile/block hierarchies and memory layout constraints for operator fusion.
- Developed a Systolic Array GEMM simulator in C++/Python to model weight-stationary data reuse; quantified the impact of various tiling strategies on hardware utilization and pipeline stalls.
- Profiled nanoGPT on TPU v5-lite using JAX/XLA, achieving a synchronized latency of 0.306 ms/iter and a throughput of 417.7k tokens/s while quantifying the trade-offs between JIT overhead and operator shapes.

### **Mini-PyTorch: C++ Deep Learning Framework**

*Jan. 2025 – May. 2025*

- Implemented lightweight deep learning framework in C++ to understand the internal mechanisms of systems like PyTorch.
- Designed a Tensor class with proper memory management (using smart pointers) and stride handling to support n-dimensional array operations. And developed a basic Autograd engine that constructs a dynamic computational graph (DAG) and performs reverse-mode automatic differentiation (Backpropagation).
- Implemented an operator dispatcher to separate the frontend interface from the execution backend.

## Work Experience

### **4Paradigm (AI Unicorn)**, Shanghai, China – *Algorithm Engineer Intern*

*Apr. 2025 – Sep. 2025*

- Built a multimodal content generation pipeline integrating ASR (Whisper), LLM (Qwen), and TTS models.
- Optimized the inference backend service, implementing request batching and asynchronous processing, which reduced average response latency by 20% under high concurrency.

### **TP-LINK**, Hangzhou, China – *Software Engineer*

*Aug. 2022 – Sep. 2023*

- Designed a high-performance database connection pool for cloud services, utilizing lock-free data structures to handle high concurrency; contributed bug fixes to the open-source Kona JDK.

## Skills

**Languages:** C/C++, CUDA, Python, PTX Assembly

**AI Systems:** OpenAI Triton, Apache TVM, PyTorch Internals, CUDA Optimization, TPU

**Tools:** Docker, Git, Linux, GDB, Nsight Systems