SBC-RK3568-NXP1024-ARK-L2

Table of Content

01.Cover 02.Block Diagram 03.Power Tree 04.Power Sequence 05.IO Power Domain Map 06.24VDC IN 07.Power_PMIC 08.Power_Ext/RTC/EEPROM/WG 09.Power_Flash Power Manage 10.RK3568_Power/GND 11.RK3568_DDR PHY 12.RK3568_OSC/PLL/PMUIO 13.RK3568_Flash/SD Controller 14.RK3568_USB/PCIe/SATA PHY 15.RK3568_SARADC/GPIO 16.RK3568_VI Interface 17.RK3568_VO Interface_1 18.RK3568_VO Interface_2 19.RK3568_Audio Interface 20.DRAM-LPDDR4_1X32bit_200P 21.eMMC 22.EEPROM/RTC 23.Buzzer/WTD 24.MIPI to eDP 25.VO_eDP TX 26.VO-HDMI2.0 TX 27.Load Switch 28.RS485 29.SPI_FLASH 30.CPU SD CARD 31.Ethernet-GEPHY_YT8511H 32.MiniPCle2.0 Slot 33.USB3.0 34.USB2.0_USB_HUB_A 35.USB2.0_USB_HUB_B 36.AUDIO OUT 37.KEY Array/SARADC 38.Uart Debug/IO 39.User COMMS 40.MIC/Headphone 41.MCU RT1024 42.CPU_CAN0/1 43.MCU_Motor 44.Weigh_ADC 45.Reset Switch 46.Printer_Sensor 47.Printhead_Driver 48.ACCEL 49.CUTTER

Revisioc History

1101101	00 111000.	- 2		
Rev.Code	Date	By	Check	Description
V1.0	2022-11-08	HYR		Initial Version

PWB1

Title

ChengOu Varitron Technology, ITD

O1.COVER


ChengOu Varitron Technology, ITD


of More, St. Bullding, Mo. 9,

of Wile Destrict, ChengOu

On Chen

| Column | C





Power Sequence +12V +5V VCC5V0_USB VDDA0V9_PMU VDDA_0V9 VDD_LOGIC VDD_GPU VCCA1V8_PMU VCCA_1V8 VCC_1V8 VCC3V3_PMU VCC_DDR VDD_CPU VCC_DDR VCC_3V3/VCC_3V3_M.2 VCCIO_SD RESETn VDD_NPU VDDA0V9_IMAGE VCCA1V8_IMAGE VCCIO_ACODEC

Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Curren
+5V	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
+5V	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
+5V	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.1V (DDR4X)	TBD	TBD
+5V	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	OV	OFF	0.9V	TBD	TBD
+5V	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD03	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD04	0.4A	VCCIO_ACODEC	N/A	OV	OFF	3.3V	TBD	TBD
+5V	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
+5V	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	OV	OFF	1.8V	TBD	TBD
+5V	RK809_SW2	2.1A	VCC_3V3_M.2	Slot:4	3.3V	ON	3.3V		
+5V	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
+51	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5	11/10				
+24V	EXT BUCK	3.0A	+12V	Slot:0	12V	ON	12V	TBD	TBD
+24V	EXT BUCK	3.0A	+5V	Slot:0	5.0V	ON	5.0V	TBD	TBD
+5V	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
< 1									



IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

	Din Mann	Pin Num Support 10 Voltage 3.3V 1.8V			Default IO Domain Voltage		
IO Domain	Pin Num			Notes	Supply Power Net Name	Power Source	Voltage
PMUIOO (PMUPLL_AVDD_1V8)	Pin Y21	×	/	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	/	X	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	/	/	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	/	/	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	/	/	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware,namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCI03	Pin L22	/	/	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	/	/	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCCIO_SD	3.3V
VCCIO5	Pin V10 Pin V11	/	/	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	/	/	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_3V3	3.3V
VCCIO7	Pin V12	/	/	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCI07	VCC_1V8	1.8V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Notes

[1]:When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.


[2]:When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.


If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;


When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.

If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.

[3]:When VCCIO3 IO domain is assigned as SD card function,: If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode. If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V. When VCCIO3 IO domain is assigned as other function,: Such as uart5 and uart6, then note [2] should be followed









— (FLASH_VOL_SEL [12] Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL> Logic=H(Default)

Note:

According to the actual choice of mounted Cannot be mounted at the same time






FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default Logic=L: 3.3V IO driven Logic=H: 1.8V IO driven


When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.


Title 09.Pow	er_Flash Power Manage	Vantror	ChengDu Vantron Technology. 6th Floor, 1st Building,No.9, 3rd WuKe East Street, WuHou District ,ChengDu , Ch 86-28-8512-3930		
Size A4	Document Number 640BBAGG3RL21 SBC-RK	3568-NXP1024-ARK-L	2		Rev <1.0>
Date:	Tuesday, November	22, 2022 Sheet	9	of	50

4









Vantron


3.RK3568_Flash/SD Controlle


A3 640BBAGG3RL21_SBC-RK3568-NXP1024-ARK-L2

with two voltage choices,

recommended to enable BOM ID

RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) RK3568_V(USB2.0 HOST) Diff 90 Ohm ±10% USB3.0 USB2.0 HOST OTGO HS/FS/LS 2 OR/1%/0402 _________USB3_OTG0_VBUSDET [35] (USB Download) C415 0.1uF/16V Diff 90 Ohm ±10% USB3.0 HOST1 HS/FS/LS MISB3 HOSTI DM [34] USB_AVDD_0V9 USB3.0 USB AVDD 1V8 USB AVDD 1V8 OTG0/HOST1 HS/FS/LS USB AVDD 1V8 R132 Power 10K/1%/0402 VCC 3V3 USB3_OTG0_ID1 R138 100R/1%/0402 - c428 —— c435 — C438 0.1uF/16V 0.1uF/16V 0.1uF/16V MULTI_PHY0/1/2 P131 10K/1%/0402 USB3.0 OTG0 SS C506 -- C498 -VT BGA 19X19 P65MMSP 636P H1P68MM 0.1uF/16V 0.1uF/16V 0.1uF/16V and SATAO Mux USB3 OTG0 SSTXN/SATA0 TXN **MULTI PHYO** RK3568 W(PCIe3.0 x2) USB3.0 HOST1 SS and SATA1 and QSGMII MO Mux Diff 90 Ohm ±10% USB3_HOST1_SSTXP [34] USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_M(USB3_HOST1_SSTXN/SATA1_TXN/QSGMII_TXN_M(USB3_HOST1_SSTXN [34] USB3 HOST1 SSRXP/SATA1 RXP/QSGMII RXP M USB3 HOST1 SSRXN/SATA1 RXN/QSGMII RXN M PCIe3.0 x 2 USB3 HOST1 SSRXN [34] Diff 90 Ohm ±10% **MULTI PHY1** PCIe2.0 and SATA2 and QSGMII M1 Mux Diff 85 Ohm ±10% PCIE20_TXP [33] PCIE20_TXP/SATA2_TXP/QSGMII_TXP_M: PCIE20_TXN/SATA2_TXN/QSGMII_TXN_M: PCIE20 TXN [33] PCIE20 RXP/SATA2 RXI //PCTE20 RXP [331] PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M PCIE20 REFCLKN [3. **MULTI PHY2** Diff 100 Ohm ±10% Option1 PCIe2.0 U19 PCIE30_RESREF MULTI PHY 200R/1%/0402 REFCLK In case of multiplexing, impedance control: Diff 90 Ohm ±10% VCCA 1V8 C455 = C442 0.1uF/16V 0.1uF/16V4.7uF/10V VT_BGA_19X19_P65MMSP_636P_H1P68MM Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package Vantron .RK3568_USB/PCIe/SATA PHY Size Document Number A3 640BBAGG3RL21_SBC-RK3568-NKP1024-ARK-L2 Date: Tuesday, November 22, 2022 Sheet





 Option1
 Sensor1
 x4Lane
 MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0

 Sensor1
 x2Lane
 MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0

 Option2
 +
 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568_M(VCCIO6 Domain)




4:REFCLK OUT (24MHz)

Attention to the voltage matching

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	>	PHYx_TXD0	GMACx_TXD0	>	PHYx_TXD0
GMACx_TXD1	>	PHYx_TXD1	GMACx_TXD1	>	PHYx_TXD1
GMACx_TXD2	>	PHYx_TXD2			
GMACx_TXD3	>	PHYx_TXD3			
GMACx_TXEN	>	PHYx_TXEN	GMACx_TXEN	>	PHYx_TXEN
GMACx_TXCLK	>	PHYx_TXCLK			
GMAC×_TXCLK GMAC×_RXD0	<	PHYx_RXD0	GMACx_RXD0	<	PHYx_RXD0
GMACx_RXD1	<	PHYx_RXD1	GMACx_RXD1	< -	PHYx_RXD1
GMACx_RXD2	<	PHYx_RXD2			
GMACx_RXD3	<	PHYx_RXD3			
GMACx_RXDV	<	PHYx_RXDV	GMACx_RXDV	<	PHYx_CRS_DV
GMACx_RXCLK	<	PHYx_RXCLK			
GMACx_RXER			GMACx_RXER	< -	PHYx_RXER
GMACx_MDC	>	PHYx_MDC	GMACx_MDC	>	PHYx_MDC
GMACx_MDIO	<>	PHYx_MDIO	GMACx_MDIO ETHx_REFCLKO_25M	< >	PHYx_MDIO
GMAC×_MDIO ETH×_REFCLKO_25M	>	PHYx OSC	ETHx_REFCLKO_25M	>	PHYx OSC
GMACx_MCLKINOUT	<	PHYx_CLKOUT125(Option)	GMACx_MCLKINOUT	< >	PHYx_TXC
GPIO	>	PHYx_RSTn	GPIO	>	PHYx_RSTn
GPIO	<	PHYx_INT/PMEB	GPIO	<	PHYx_INT/PMEB




RK3568_R(MIPI_DSI_TX0/LVDS_TX0)




RK3568_S(MIPI_DSI_TX1)




RK3568_T (eDP TX)



RK3568_Q(HDMI2.0 TX)



A3 640BBAGG3RL21_SBC-RK3568-NXP1024-ARK-L2



RK3568 H (VCCIO1 Domain)

/ CAN1 RX MO

U23H

VCCIO1 Domain

I2C3 SDA MO

Operating Voltage=1.8V/3.3V

/ UART3 RX M0

1200 0211 110	/	, 011111_101	/ 1105101 M11 2001 1 / 1100520 1150 511111	/ OI IOI 110 u
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT N / ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK / PCIE30X1 PERSTn M2		/ GPI01 A2 d
12S1 SCLK TX MO		/ SCR IO / PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
12S1 SCLK RX MU	/ UART4 RX M0 / PDM CLK1 M0		/ SPDIF TX M0	/ GPI01 A4 d
		/ SCR RST / PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPI01 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0 / PDM CLK0 M0		/ AUDIOPWM ROUT P	/ GPIO1 A6 d
			/ AUDIOPWM ROUT N / ACODEC DAC DATAL	
I2S1 SD01 M0	/ I2S1 SDI3 M0 / PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0 / PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPI01 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0 / PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPI01 B2 d
	I2S1 SDIO MO / PDM SDIO MO			/ GPI01 B3 d

VT BGA 19X19 P65MMSP 636P H1P68MM

I2S1 MCLK M0 SOC ->>I2S1_MCLK_M0_RK809 [7] ->>12S1 SCLK TX M0 RK809 [7 PRTPWR4 [35] I2S1 LRCK TX M0 SOC R1351 2 22R/1%/0402 > 12S1 LRCK TX M0 RK809 [7 PDM CLK0 M0 RK809 [7] ->>I2S1 SDO0 M0 RK809 [7] GPIO MUX0 2 [40] USBHUB RSTn [35] GPIO MUX0 3 [40] (12S1 SDIO MO/PDM SDIO MO RK809 [7] vccio_ACODEC | Default 3.3V If a board needs to be compatible = c436 with two voltage choices, 0.1uF/16V recommended to enable BOM ID

Note:

If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.

The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!


Caps of between dashed green lines and U1000 should be placed under the U1000 package


19.RK3568 Audio Interface


ChengDu Vantron Technology.,LTD 6th Floor, 1st Building,No.9, 3rd WuKe East Street, WuHou District ,ChengDu , China 86-28-8512-3930


Document Number 640BBAGG3RL21 SBC-RK3568-NXP1024-ARK-L2 Tuesday, November 22, 2022 Sheet 19 **of**


/ AUDIOPWM LOUT P / ACODEC ADC DATA / GPT01 A0 1

































































Vanitro MIA

