

VT-SBC-RK3568-NXP24-ARK-GEN2

Table of Content

01.Cover
02.Block Diagram
03.Power Tree
04.Power Sequence
05.IO Power Domain Map
06.24VDC IN
07.Power_PMIC
08.Power_Ext/RTC/EEPROM/WG
09.Power_Flash Power Manage
10.RK3568_Power/GND
11.RK3568_DDR PHY
12.RK3568_OSC/PLL/PMUIO
13.RK3568_Flash/SD Controller
14.RK3568_USB/PCle/SATA PHY
15.RK3568_SARADC/GPIO
16.RK3568_VI Interface
17.RK3568_VO Interface_1
18.RK3568_VO Interface_2
19.RK3568_Audio Interface
20.DRAM-LPDDR4_1X32bit_200P
21.eMMC
22.EEPROM/RTC
23.Buzzer/WT
24.MIPI to eDP
25.VO_eDP TX
26.VO-HDMI2.0 TX
27.Load Switch
28.RS485
29.SPI_FLASH
30.CPU_SD CARD
31.Ethernet-GEPHY_YT8511H
32.MiniPCle2.0 Slot
33.USB3.0
34.USB2.0_USB_HUB_A
35.USB2.0_USB_HUB_B
36.USB2.0_USB_HUB_C
37.AUDIO OUT
38.KEY Array/SARADC
39.Uart Debug
40.MIC/Headphone
41.User COMMS
42.MCU_RT1024
43.CPU_CAN0/1
44.MCU_Motor
45.Reset Switch
46.Weigh_ADC
47.Printer_Sensor
48.Printhead_Driver
49.ACCEL
50.CUTTER


Revisioc History

Rev.Code	Date	By	Check	Description
V1.0	2022-07-27	HYR		Initial Version


PWB1
YYBAGG20R2

Storage:-30-80°C&5-90%RH

 : PCBA : IC : Connector




VT-SBC-RK3568-ARK_



Title		03.Power Tree		ChengDu Vantron Technology.,LTD 6th Floor, 1st Building,No.9, 3rd WuKe East Street, WuHou District ,ChengDu , China 86-28-8512-3930	
Size	Document Number	640BBAGG2RNK2 SBC-RK3568-NXP24-ARK-GEN2			Rev
A4					<2.0>
Date:	Monday, April 17, 2023	Sheet	3	of	50

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
+5V	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
+5V	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
+5V	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.1V (DDR4X)	TBD	TBD
+5V	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
+5V	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
+5V	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (SD VCC3V3, VCC3V3_M.2)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
+5V	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
+5V	RK809_SW2	2.1A	VCC_3V3_M.2	Slot:4	3.3V	ON	3.3V		
+5V	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETh			Slot:4+5					
+24V	EXT BUCK	3.0A	+12V	Slot:0	12V	ON	12V	TBD	TBD
+24V	EXT BUCK	3.0A	+5V	Slot:0	5.0V	ON	5.0V	TBD	TBD
+5V	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!


IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware, namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCCIO_SD	3.3V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_3V3	3.3V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO7	VCC_1V8	1.8V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.


If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Notes


- [1]:When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.
- [2]:When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]:When VCCIO3 IO domain is assigned as SD card function,:
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.
When VCCIO3 IO domain is assigned as other function,:
Such as uart5 and uart6, then note [2] should be followed




PMIC RK809 DCDC




PMIC RK809 LDO



PMIC RK809 Managerment




PMIC RK809 CODEC



Note:
If RK809-5 codec is not used,
then Pin 14,15,16,17,19,40 Tie VSS
Pin 18,36,37,38,35,39,41,34,32,43,42
Leave floating

>>I2C0_SCL_PMIC [7,12]
<<I2C0_SDA_PMIC [7,12]
>>PMIC_SLEEP_H [7,12]
<<VDD_CPU_COM [10]

VDD_CPU



Vantron
CONFIDENTIAL



Title		08.Power_VDD_CPU		ChengDu Vantron Technology.,LTD 6th Floor, 1st Building, No.9, 3rd WuKe East Street, WuHou District ,ChengDu , China 86-28-8512-3930	
Size	Document Number	640BBAGG2RNK2 SBC-RK3568-NXP24-ARK-GEN2		Rev	<2.0>
A4		Monday, April 17, 2023		Sheet	8 of 50

FLASH_VOL_SEL [12]

Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)

Note:
According to the actual choice of mounted
Cannot be mounted at the same time




Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.

RK3568_ABCDE (Power&Gnd)


U23A



RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM


U23D



RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM


U23B



RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM


U23C



RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM

U23E



RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM

1123

Do



Note: Sequences can not be swapped


Note:
Except DDR3, other DQ sequences
can not be swap

RK3568
VT BGA 19X19 P65MMSP 636P H1P68MM




For LPDDR4/LPDDR4x mode,
a 120 ohm +/-1% tolerance external
resistor must be connected between
the DQS RZQ pin and DQPHY_VDDQ pin

For LFCOR4/LFCOR4x mode,
a 120 ohm +/-1% tolerance external
resistor must be connected between
the DOR RZQ pin and DORPHY_VDDQ pin



100

Note:
Caps should be placed under
the U1000 package




Note:
Caps should be placed
the U1000 package

Note:
Caps should be placed under
the U1000 package

RK3568_G (OSC/PLL/PMUIO1/2)

Note:

Adjusted the load capacitance according to the crystal specification.



Note:

If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormally.

The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of PMUIO2 will be damaged!

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

RK3568_I (VCCIO2 Domain)

U23I

VCCIO2 Domain


Operating Voltage=1.8V/3.3V



Default is determined by Pin
FLASH_VOL_SEL/GPIO0 A7 u:
L:VCCIO2 must supply 3.3V
H:VCCIO2 must supply 1.8V

RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM



Note:

For eMMC or Nand Flash:
If eMMC D0/FLASH D0=0V at after power on and reset,
then system will enter into Maskrom mode.

Layout note:

Test point must be placed on the line, and no branch can be added

Note:

"FLASH_VOL_SEL" status and
VCCIO_FLASH power supply voltage must match
otherwise the IO function of VCCIO2 will be abnormally
or
the IO of VCCIO2 will be damaged!


When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.

RK3568_J (VCCIO3 Domain)

U23J

VCCIO3 Domain

Operating Voltage=1.8V/3.3V



RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM

Note:


If VCCIO3 domain power voltage is adjusted,
the software DTS configuration must be
updated synchronously,
otherwise the IO may be damaged!

If the VCCIO3 hardware has been modified to
1.8V power supply, and the corresponding
DTS must be modified to 1.8V configuration,
otherwise the IO function of VCCIO3
will be abnormally.

The VCCIO3 hardware has been modified to
3.3V power supply, if the software DTS
configuration is still 1.8V configuration,
the IO of VCCIO3 will be damaged!


If a board needs to be compatible
with two voltage choices,
recommended to enable BOM_ID

RK3568_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_V (USB2.0 HOST)



RK3568_W (PCIe3.0 x2)



U23P

		AG12
	MIFI_CSI_RX_D0F	AB12
	MIFI_CSI_RX_D0H	
		AG11
	MIFI_CSI_RX_D1F	AB11
	MIFI_CSI_RX_D1H	
		AE11
	MIFI_CSI_RX_D2F	AD11
	MIFI_CSI_RX_D2H	
		AD9
	MIFI_CSI_RX_D3F	AE9
	MIFI_CSI_RX_D3H	
		AG10
	MIFI_CSI_RX_CLK0F	AB10
	MIFI_CSI_RX_CLK0H	
		AG9
	MIFI_CSI_RX_CLK1F	AB9
	MIFI_CSI_RX_CLK1H	




RK3568
VT BGA 19X19 P65MMSP 636P H1P68MM

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	+ Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Π23M

Operating Voltage=1.8V/3.3V

CTE D0 / EBC SDD00 / SDMMC2 D0



RK3568
VT BGA 19X19 P65MMSP 636P H1P68MM

Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

If VCCIO6 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO6 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO6 will be abnormally.

The VCCIO6 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO6 will be damaged!

Camera MCLK can select the following clock:

- ```
1:CAM_CLKOUT0
2:CAM_CLKOUT1
3:CIF_CLKOUT
4:REFCLK_OUT(24MHZ)
```

Attention to the voltage matching

According to the actual choice of mounted  
Cannot be mounted at the same time


Select the voltage according to the application

If the IO domain is to be used as FEPHY, since some FEPHY only support 3.3V IO, it is recommended to reallocate GPIO to reduce the cost of level conversion


If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

| GMAC              | Direction | GEPHY                 | GMAC              | Direction | GEPHY         |
|-------------------|-----------|-----------------------|-------------------|-----------|---------------|
| GMACx_TXD0        | ----->    | PHYx_TXD0             | GMACx_TXD0        | ----->    | PHYx_TXD0     |
| GMACx_TXD1        | ----->    | PHYx_TXD1             | GMACx_TXD1        | ----->    | PHYx_TXD1     |
| GMACx_TXD2        | ----->    | PHYx_TXD2             |                   |           |               |
| GMACx_TXD3        | ----->    | PHYx_TXD3             |                   |           |               |
| GMACx_TXEN        | ----->    | PHYx_TXEN             | GMACx_TXEN        | ----->    | PHYx_TXEN     |
| GMACx_TXCLK       | ----->    | PHYx_TXCLK            |                   |           |               |
| GMACx_RXD0        | <-----    | PHYx_RXD0             | GMACx_RXD0        | <-----    | PHYx_RXD0     |
| GMACx_RXD1        | <-----    | PHYx_RXD1             | GMACx_RXD1        | <-----    | PHYx_RXD1     |
| GMACx_RXD2        | <-----    | PHYx_RXD2             |                   |           |               |
| GMACx_RXD3        | <-----    | PHYx_RXD3             |                   |           |               |
| GMACx_RXDV        | <-----    | PHYx_RXDV             | GMACx_RXDV        | <-----    | PHYx_CRS_DV   |
| GMACx_RXCLK       | <-----    | PHYx_RXCLK            |                   |           |               |
| GMACx_RXER        | <-----    |                       | GMACx_RXER        | <-----    | PHYx_RXER     |
| GMACx_MDC         | ----->    | PHYx_MDC              | GMACx_MDC         | ----->    | PHYx_MDC      |
| GMACx_MDIO        | ----->    | PHYx_MDIO             | GMACx_MDIO        | ----->    | PHYx_MDIO     |
| ETHx_REFCCLK0_25M | ----->    | PHYx_OSC              | ETHx_REFCCLK0_25M | ----->    | PHYx_OSC      |
| GMACx_MCLKINOUT   | <-----    | PHYx_GLIOSMII(option) | GMACx_MCLKINOUT   | <-----    | PHYx_TXC      |
| GPIO              | ----->    | PHYx_RSTn             | GPIO              | ----->    | PHYx_RSTn     |
| GPIO              | <-----    | PHYx_INT/PMBE         | GPIO              | <-----    | PHYx_INT/PMBE |


RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)




RK3568\_S(MIPI\_DSI\_TX1)



RK3568\_T(eDP\_TX)



RK3568\_Q(HDMI2.0\_TX)



# RK3568\_L (VCCIO5 Domain)

U23L

## VCCIO5 Domain



Operating Voltage=1.8V/3.3V

|             |                    |                       |                       |                   |              |
|-------------|--------------------|-----------------------|-----------------------|-------------------|--------------|
| LCDC D0     | / VOP BT656 D0 M0  | / SPI0 MISO M1        | / PCIE20 CLKREQn M1   | / I2S1 MCLK M2    | / GPIO2 D0 d |
| LCDC D1     | / VOP BT656 D1 M0  | / SPI0 MOSI M1        | / PCIE20 WAKEN M1     | / I2S1 SCLK TX M2 | / GPIO2 D1 d |
| LCDC D2     | / VOP BT656 D2 M0  | / SPI0 CS0 M1         | / PCIE30X1 CLKREQn M1 | / I2S1 LRCK TX M2 | / GPIO2 D2 d |
| LCDC D3     | / VOP BT656 D3 M0  | / SPI0 CLK M1         | / PCIE30X1 WAKEN M1   | / I2S1 SDIO M2    | / GPIO2 D3 d |
| LCDC D4     | / VOP BT656 D4 M0  | / SPI2 CS1 M1         | / PCIE30X2 CLKREQn M1 | / I2S1 SDI1 M2    | / GPIO2 D4 d |
| LCDC D5     | / VOP BT656 D5 M0  | / SPI2 CS0 M1         | / PCIE30X2 WAKEN M1   | / I2S1 SDI2 M2    | / GPIO2 D5 d |
| LCDC D6     | / VOP BT656 D6 M0  | / SPI2 MOSI M1        | / PCIE30X2 PERSTn M1  | / I2S1 SDI3 M2    | / GPIO2 D6 d |
| LCDC D7     | / VOP BT656 D7 M0  | / SPI2 MISO M1        | / UART8 TX M1         | / I2S1 SDO0 M2    | / GPIO2 D7 d |
|             |                    |                       |                       |                   |              |
| LCDC CLK    | / VOP BT656 CLK M0 | / SPI2 CLK M1         | / UART8 RX M1         | / I2S1 SDO1 M2    | / GPIO3 A0 d |
|             |                    |                       |                       |                   |              |
| LCDC D8     | / VOP BT1120 D0    | / SPI1 CS0 M1         | / PCIE30X1 PERSTn M1  | / SDMMC2 D0 M1    | / GPIO3 A1 d |
| LCDC D9     | / VOP BT1120 D1    | / GMAC1 TXD2 M0       | / I2S3 MCLK M0        | / SDMMC2 D1 M1    | / GPIO3 A2 d |
| LCDC D10    | / VOP BT1120 D2    | / GMAC1 TXD3 M0       | / I2S3 SCLK M0        | / SDMMC2 D2 M1    | / GPIO3 A3 d |
| LCDC D11    | / VOP BT1120 D3    | / GMAC1 RXD2 M0       | / I2S3 LRCK M0        | / SDMMC2 D3 M1    | / GPIO3 A4 d |
| LCDC D12    | / VOP BT1120 D4    | / GMAC1 RXD3 M0       | / I2S3 SDO M0         | / SDMMC2 CMD M1   | / GPIO3 A5 d |
| LCDC D13    | / VOP BT1120 CLK   | / GMAC1 TXCLK M0      | / I2S3 SDI M0         | / SDMMC2 CLK M1   | / GPIO3 A6 d |
| LCDC D14    | / VOP BT1120 D5    | / GMAC1 RXCLK M0      | / SDMMC2 DET M1       | / GPIO3 A7 d      |              |
| LCDC D15    | / VOP BT1120 D6    | / ETH1 REFCLK0 25M M0 | / SDMMC2 PWREN M1     | / GPIO3 B0 d      |              |
|             |                    |                       |                       |                   |              |
| LCDC D16    | / VOP BT1120 D7    | / GMAC1 RXD0 M0       | / UART4 RX M1         | / PWM8 M0         | / GPIO3 B1 d |
| LCDC D17    | / VOP BT1120 D8    | / GMAC1 RXD1 M0       | / UART4 TX M1         | / PWM9 M0         | / GPIO3 B2 d |
| LCDC D18    | / VOP BT1120 D9    | / GMAC1 RXDV CRS M0   | / I2C5 SCL M0         | / PDM SDI0 M2     | / GPIO3 B3 d |
| LCDC D19    | / VOP BT1120 D10   | / GMAC1 RXER M0       | / I2C5 SDA M0         | / PDM SDI1 M2     | / GPIO3 B4 d |
| LCDC D20    | / VOP BT1120 D11   | / GMAC1 TXD0 M0       | / I2C3 SCL M1         | / PWM10 M0        | / GPIO3 B5 d |
| LCDC D21    | / VOP BT1120 D12   | / GMAC1 TXD1 M0       | / I2C3 SDA M1         | / PWM11 TR M0     | / GPIO3 B6 d |
| LCDC D22    | / PWM12 M0         | / GMAC1 TXEN M0       | / UART3 TX M1         | / PDM SDI2 M2     | / GPIO3 B7 d |
| LCDC D23    | / PWM13 M0         | / GMAC1 MCLKINOUT M0  | / UART3 RX M1         | / PDM SDI3 M2     | / GPIO3 C0 d |
|             |                    |                       |                       |                   |              |
| LCDC HSYNC  | / VOP BT1120 D13   | / SPI1 MOSI M1        | / PCIE20 PERSTn M1    | / I2S1 SDO2 M2    | / GPIO3 C1 d |
| LCDC VSYNC  | / VOP BT1120 D14   | / SPI1 MISO M1        | / UART5 TX M1         | / I2S1 SDO3 M2    | / GPIO3 C2 d |
| LCDC DEN    | / VOP BT1120 D15   | / SPI1 CLK M1         | / UART5 RX M1         | / I2S1 SCLK RX M2 | / GPIO3 C3 d |
|             |                    |                       |                       |                   |              |
| PWM14 M0    | / VOP PWM M1       | / GMAC1 MDC M0        | / UART7 TX M1         | / PDM CLK1 M2     | / GPIO3 C4 d |
| PWM15 IR M0 | / SPDIF TX M1      | / GMAC1 MDIO M0       | / UART7 RX M1         | / I2S1 LRCK RX M2 | / GPIO3 C5 d |

VCCIO5\_1  
VCCIO5\_2

RK3568

VT\_BGA\_19X19\_P65MMSP\_636P\_H1P68MM



### Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!

TO MCU

|                          |                                         |                                                                                                                                                 |          |
|--------------------------|-----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title                    |                                         | ChengDu Vantron Technology, LTD<br>6th Floor, 1st Building, No.9,<br>3rd WuKe East Street,<br>WuHou District, ChengDu, China<br>86-28-8512-3930 |          |
| 18.RK3568_VO Interface_2 |                                         | Vantron                                                                                                                                         |          |
| Size                     | Document Number                         | Rev                                                                                                                                             |          |
| A4                       | 640BBAGG2RNK2_SBC-RK3568-NXP24-ARK-GEN2 | <2.0>                                                                                                                                           |          |
| Date:                    | Monday, April 17, 2023                  | Sheet                                                                                                                                           | 18 of 50 |



# RK3568\_H (VCCIO1 Domain)

U23H


## VCCIO1 Domain

Operating Voltage=1.8V/3.3V

|                 |                 |               |                       |                    |              |
|-----------------|-----------------|---------------|-----------------------|--------------------|--------------|
| I2C3 SDA M0     | / UART3 RX M0   | / CAN1 RX M0  | / AUDIOPWM LOUT P     | / ACODEC ADC DATA  | / GPIO1 A0 u |
| I2C3 SCL M0     | / UART3 TX M0   | / CAN1 TX M0  | / AUDIOPWM LOUT N     | / ACODEC ADC CLK   | / GPIO1 A1 u |
| I2S1 MCLK M0    | / UART3 RTSn M0 | / SCR CLK     | / PCIE30X1 PERSTn M2  |                    | / GPIO1 A2 d |
| I2S1 SCLK TX M0 | / UART3 CTSn M0 | / SCR IO      | / PCIE30X1 WAKEn M2   | / ACODEC DAC CLK   | / GPIO1 A3 d |
| I2S1 SCLK RX M0 | / UART4 RX M0   | / PDM CLK1 M0 | / SPDIF TX M0         |                    | / GPIO1 A4 d |
| I2S1 LRCK TX M0 | / UART4 RTSn M0 | / SCR RST     | / PCIE30X1 CLKREQn M2 | / ACODEC DAC SYNC  | / GPIO1 A5 d |
| I2S1 LRCK RX M0 | / UART4 TX M0   | / PDM CLK0 M0 | / AUDIOPWM ROUT P     |                    | / GPIO1 A6 d |
| I2S1 SDO0 M0    | / UART4 CTSn M0 | / SCR DET     | / AUDIOPWM ROUT N     | / ACODEC DAC DATAL | / GPIO1 A7 d |
| I2S1 SDO1 M0    | / I2S1 SDI3 M0  | / PDM SDI3 M0 | / PCIE20 CLKREQn M2   | / ACODEC DAC DATAR | / GPIO1 B0 d |
| I2S1 SDO2 M0    | / I2S1 SDI2 M0  | / PDM SDI2 M0 | / PCIE20 WAKEn M2     | / ACODEC ADC SYNC  | / GPIO1 B1 d |
| I2S1 SDO3 M0    | / I2S1 SDI1 M0  | / PDM SDI1 M0 | / PCIE20 PERSTn M2    |                    | / GPIO1 B2 d |
|                 | / I2S1 SDI0 M0  | / PDM SDI0 M0 |                       |                    | / GPIO1 B3 d |

RK3568  
VT\_BGA\_19X19\_P65MMSP\_636P\_H1P68MM

|     |                     |       |               |                                    |
|-----|---------------------|-------|---------------|------------------------------------|
| D18 |                     |       |               | USBHUB3_RSTn [36]                  |
| E18 |                     |       |               | PRTTPWR8 [36]                      |
| A19 | I2S1 MCLK M0 SOC    | R139I | 2 22R/1%/0402 | I2S1_MCLK_M0_RK809 [7]             |
| B19 | I2S1 SCLK TX M0 SOC | R137I | 2 22R/1%/0402 | I2S1_SCLK_TX_M0_RK809 [7]          |
| F18 |                     |       |               | PRTTPWR9 [36]                      |
| A20 | I2S1 LRCK TX M0 SOC | R135I | 2 22R/1%/0402 | I2S1_LRCK_TX_M0_RK809 [7]          |
| C20 | PDM CLK0 M0 SOC     | R536I | 2 22R/1%/0402 | PDM_CLK0_M0_RK809 [7]              |
| B20 |                     |       |               | I2S1_SDO0_M0_RK809 [7]             |
| D20 |                     |       |               | GPIO_MUX0_2 [41]                   |
| E20 |                     |       |               | PRTTPWR10 [36]                     |
| A21 |                     |       |               | GPIO_MUX0_3 [41]                   |
| B21 |                     |       |               | I2S1_SDIO_M0/PDM_SDIO_M0_RK809 [7] |



**Note:**

If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.

The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!

**Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package




|       |  |                                         |  |                                                                                                                                                  |  |
|-------|--|-----------------------------------------|--|--------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Title |  | 19.RK3568_Audio Interface               |  | ChengDu Vantron Technology.,LTD<br>6th Floor, 1st Building, No.9,<br>3rd WuKe East Street,<br>WuHou District ,ChengDu , China<br>86-28-8512-3930 |  |
| Size  |  | Document Number                         |  | Rev                                                                                                                                              |  |
| A4    |  | 640BBAGG2RNK2 SBC-RK3568-NXP24-ARK-GEN2 |  | <2.0>                                                                                                                                            |  |
| Date: |  | Monday, April 17, 2023                  |  | Sheet 19 of 50                                                                                                                                   |  |






Siganal & Power

eMMC Flash




Vantron  
CONFIDENTIAL

## EEPROM




## RTC IC




|                |                                         |                                                                                                                                                      |          |
|----------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title          |                                         | ChengDu Vantron Technology.,LTD<br>6th/5th Floor, 1st Building, No.9,<br>3rd WuKe East Street,<br>WuHou District ,ChengDu , China<br>86-28-8512-3930 |          |
| 22. EEPROM/RTC |                                         | Vantron                                                                                                                                              |          |
| Size           | Document Number                         | Rev                                                                                                                                                  |          |
| A4             | 640BBAGG2RNK2 SBC-RK3568-NXP24-ARK-GEN2 | <2.0>                                                                                                                                                |          |
| Date:          | Monday, April 17, 2023                  | Sheet                                                                                                                                                | 22 of 50 |

## Buzzer



BUZZER  
共振频率：4kHz



## WATCHDOG





$$t_{WD\_extended} (ms) = 78.3 \times CCWD (nF) + 51 (ms)$$

|               |                                        |                                                                                                                                                     |       |    |
|---------------|----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------|----|
| Title         |                                        | Chengdu Vantron Technology, LTD<br>66y5th Floor, 1st Building, No.9,<br>3rd Walle East Street,<br>Wuhou District, Chengdu, China<br>86-28-8512-3950 |       |    |
| 23. Buzzer/WD |                                        | Vantron                                                                                                                                             |       |    |
| Size          | Document Number                        | Rev                                                                                                                                                 |       |    |
| A3            | 640BAGG2BNK2 SBC-RK3568-NXP24-ARK-GEN2 | <2.0>                                                                                                                                               |       |    |
| Date:         | Monday, April 17, 2023                 | Sheet                                                                                                                                               | 23 of | 50 |

# De-Couple Cap



## LT8911EXB



## IRQ/Config I2C




The IIC of LT8911EXB is compatible with 3.3V and 1.8V and does not require level shift.





PS: S\_ADR H-->Addr: 0x5a L-->Addr: 0x52 Default =L;

The Reset pin of LT8911EXB (T8911EXB\_RSTN) must be controlled by GPIO.








HL\_ENABLE-2 (12)  
HL\_PWM\_D1N-2 (16)




AUX\_P needs to connect 100K resistance to GND  
AUX\_N needs to connect 100K resistance to 3.3V





## Signal & Power




Determine what type of display is connected




Siganal & Power




Voltage Transition




Voltage Transition





ESD & EMI



HDMI








UART0\_TX [12]  
UART0\_RX [12]  
UART0\_RTSn [12]  
UART0\_CTSn [12]

## UART R485




Vantron  
CONFIDENTIAL

|          |                                         |                                                                                                                                                      |          |
|----------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title    |                                         | ChengDu Vantron Technology.,LTD<br>6th/5th Floor, 1st Building, No.9,<br>3rd WuKe East Street,<br>WuHou District ,ChengDu , China<br>86-28-8512-3930 |          |
| 28.RS485 |                                         | Vantron                                                                                                                                              |          |
| Size     | Document Number                         | Rev                                                                                                                                                  |          |
| A4       | 640BBAGG2RNK2 SBC-RK3568-NXP24-ARK-GEN2 | <2.0>                                                                                                                                                |          |
| Date:    | Monday, April 17, 2023                  | Sheet                                                                                                                                                | 28 of 50 |

[18] CPU\_SPI0\_FLASH\_CS >>  
[18] CPU\_SPI0\_FLASH\_MISO >>  
[18] CPU\_SPI0\_FLASH\_SCK >>  
[18] CPU\_SPI0\_FLASH\_MOSI >>

## NOR FLASH



Vantron  
CONFIDENTIAL




|              |                                         |                                                                                                                                                    |          |
|--------------|-----------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title        |                                         | ChengDu Vantron Technology.LTD<br>6th/5th Floor, 1st Building,No.9,<br>3rd WuKe East Street,<br>WuHou District ,ChengDu , China<br>86-28-8512-3930 |          |
| 29.SPI_FLASH |                                         | Vantron                                                                                                                                            |          |
| Size         | Document Number                         | Rev                                                                                                                                                |          |
| A4           | 640BBAGG2RNK2 SBC-RK3568-NXP24-ARK-GEN2 | <2.0>                                                                                                                                              |          |
| Date:        | Monday, April 17, 2023                  | Sheet                                                                                                                                              | 29 of 50 |

# MicroSD

SDMMC1\_D0 >>> SDMMC1\_D0 [15]  
SDMMC1\_D1 >>> SDMMC1\_D1 [15]  
SDMMC1\_D2 >>> SDMMC1\_D2 [15]  
SDMMC1\_D3 >>> SDMMC1\_D3 [15]  
SDMMC1\_CMD >>> SDMMC1\_CMD [15]  
SDMMC1\_CLK >>> SDMMC1\_CLK [15]

SDMMC1\_D2 R70 1 2 22R/1%/0201  
SDMMC1\_D3 R64 1 2 22R/1%/0201  
SDMMC1\_CMD R53 1 2 22R/1%/0201  
SDMMC1\_CLK R44 1 2 22R/1%/0201  
SDMMC1\_D0 R32 1 2 22R/1%/0201  
SDMMC1\_D1 R26 1 2 22R/1%/0201

VCCIO\_SD2





SDMMC0\_DET >>> SDMMC0\_DET [12]  
SDMMC0\_DATA2 >>> SDMMC0\_DATA2 [13]  
SDMMC0\_DATA3 >>> SDMMC0\_DATA3 [13]  
SDMMC0\_CMD >>> SDMMC0\_CMD [13]  
SDMMC0\_CLK >>> SDMMC0\_CLK [13]  
SDMMC0\_DATA0 >>> SDMMC0\_DATA0 [13]  
SDMMC0\_DATA1 >>> SDMMC0\_DATA1 [13]

# MicroSD1 For Download



VCCIO\_SD

R468 1 2 10K/1%/0201 SDMMC0\_DATA0  
R474 1 2 10K/1%/0201 SDMMC0\_DATA1  
R445 1 2 10K/1%/0201 SDMMC0\_DATA2  
R448 1 2 10K/1%/0201 SDMMC0\_DATA3  
R450 1 2 10K/1%/0201 SDMMC0\_CMD  
R479 1 2 10K/1%/0201 SDMMC0\_DET

VCCIO\_SD



SDMMC0\_DATA2 R446 1 2 22R/1%/0201  
SDMMC0\_DATA3 R449 1 2 22R/1%/0201  
SDMMC0\_CMD R451 1 2 22R/1%/0201  
SDMMC0\_CLK R459 1 2 22R/1%/0201  
SDMMC0\_DATA0 R469 1 2 22R/1%/0201  
SDMMC0\_DATA1 R475 1 2 22R/1%/0201




Vantron  
CONFIDENTIAL

```



 >>>ENET_RGMII_TXD0 [16]
 >>>ENET_RGMII_TXD1 [16]
 >>>ENET_RGMII_TXD2 [16]
 >>>ENET_RGMII_TXD3 [16]
 >>>ENET_RGMII_TXD4 [16]
 >>>ENET_RGMII_TXD5 [16]
 >>>ENET_RGMII_TXD6 [16]
 >>>ENET_RGMII_TXD7 [16]
 >>>ENET_RGMII_TXCTL [16]
 >>>ENET_RGMII_TXCLK [16]
 >>>ENET_RGMII_RXD0 [16]
 >>>ENET_RGMII_RXD1 [16]
 >>>ENET_RGMII_RXD2 [16]
 >>>ENET_RGMII_RXD3 [16]
 >>>ENET_RGMII_RXD4 [16]
 >>>ENET_RGMII_RXD5 [16]
 >>>ENET_RGMII_RXD6 [16]
 >>>ENET_RGMII_RXD7 [16]
 >>>ENET_RGMII_RXCTL [16]
 >>>ENET_REF_CLK [16]

 >>>MAC_MDIO [16]
 >>>MAC_MDIO [16]
 >>>ENET_nRST [16]
 >>>ENET_nINT [16]

```



| PHY Pin | PHY Core Config | Description                                                                                                                                   | Default |
|---------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------|---------|
| RXD0    | PHYADDRESS0     | LED_ACT, RXD[1:0] sets the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00". | 0       |
| RXD1    | PHYADDRESS1     | LED_ACT, RXD[1:0] sets the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00". | 0       |
| LED_ACT | PHYADDRESS2     | LED_ACT, RXD[1:0] sets the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00". | 1       |

[illegible]

**ETHERNET**

VDDIO\_REG:1.5V/1.8V regulator output.  
 When working with 2.5 V\_RGMII I/O, connect VDDIO\_REG to this pin. Add 0.1  $\mu$ F close to pin.  
 If using 1.5V/1.8V RGMII I/O, add 1  $\mu$ F close to pin.

**LAN\_3V3**  
 R257 1.5K/1%/0402

**MAC\_MDIO**

**ENET\_REF\_CLK**  
 R280 22R/1%/0402  
 C266 22pF/50V 0P5  
 C263 22pF/50V 0P5

**PHY\_CLK**

**ENET\_RGMII\_TXCLK**  
 R272 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD0**  
 R273 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD1**  
 R274 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD2**  
 R275 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD3**  
 R276 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD4**  
 R277 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD5**  
 R278 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD6**  
 R279 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD7**  
 R280 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD8**  
 R281 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD9**  
 R282 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD10**  
 R283 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD11**  
 R284 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD12**  
 R285 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD13**  
 R286 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD14**  
 R287 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD15**  
 R288 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD16**  
 R289 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD17**  
 R290 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD18**  
 R291 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD19**  
 R292 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD20**  
 R293 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD21**  
 R294 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD22**  
 R295 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD23**  
 R296 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD24**  
 R297 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD25**  
 R298 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD26**  
 R299 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402  
 R284 22R/1%/0402  
 R283 22R/1%/0402  
 R287 22R/1%/0402

**ENET\_RGMII\_TXD27**  
 R300 22R/1%/0402  
 R286 22R/1%/0402  
 R285 22R/1%/0402

LED1\_LINK1000 R295 1 2 240R/1% /0402

LED1\_LINK1000\_YOU R296 1 2 240R/1% /0402

LED1\_ACT 1 2 240R/1% /0402


LAN\_3V3

SW1 SW2

| Symbol     | 10M<br>link | 10M<br>active | 10M<br>link | 100M<br>active | 1000M<br>link | 1000M<br>active |
|------------|-------------|---------------|-------------|----------------|---------------|-----------------|
| LED_10_100 | off         | off           | on          | on             | off           | off             |
| LED_1000   | off         | off           | off         | off            | on            | on              |
| LED_ACT    | on          | blink         | on          | blink          | on            | blink           |

|                           |                                         |                                                                                                                                                  |          |
|---------------------------|-----------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title                     |                                         | Chengdu Vantron Technology Ltd<br>No.15 Floor, 1st Building, No.3,<br>3rd Wuli East Street,<br>Wuhou District, Chengdu, China<br>86-28-8512-3530 |          |
| 31.Ethernet-GEPHY_YT8511C |                                         |                                                             |          |
| Size                      | Document Number                         |                                                                                                                                                  | Rev      |
|                           | 640BBAGG2RNN2 SBC-RK3568-NXP24-ARK-GEN2 |                                                                                                                                                  | <2.0>    |
| Date                      | Monday, April 17, 2023                  | Sheet                                                                                                                                            | 31 of 50 |

# Signal & Power










```

└───┬───>> USB3_HOST1_DP [14]
 └───>> USB3_HOST1_DM [14]
└───┬───>> USB3_HOST1_SSTXP [14]
 └───>> USB3_HOST1_STXN [14]
└───┬───>> USB3_HOST1_SSRXP [14]
 └───>> USB3_HOST1_SSRXN [14]
└───┬───>> USB3_PWREN [15]

```















# Signal & Power



# HW\_ID



# Recovery Key




**Note:**

If there is no Key requirement, It is suggested to reserve a SW9200 Key to facilitate the development debug


**RECOVERY Key function:**

If SARADC\_VIN0=0V at after power on and reset, then system will enter into loader mode.


# PowerOn/OFF\_Key



# Reset\_Key




URAT2 Debug



Vantron  
CONFIDENTIAL

|               |                                         |                                                                                                                                                    |          |
|---------------|-----------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title         |                                         | ChengDu Vantron Technology.LTD<br>6th/5th Floor, 1st Building,No.9,<br>3rd WuKe East Street,<br>WuHou District ,ChengDu , China<br>86-28-8512-3930 |          |
| 39.Uart Debug |                                         | Vantron                                                                                                                                            |          |
| Size          | Document Number                         | Rev                                                                                                                                                |          |
| A4            | 640BBAGG2RNK2 SBC-RK3568-NXP24-ARK-GEN2 | <2.0>                                                                                                                                              |          |
| Date:         | Monday, April 17, 2023                  | Sheet                                                                                                                                              | 39 of 50 |




>>>HPL\_OUT [7]  
>>>HP\_SNS [7]  
>>>HPR\_OUT [7]  
>>>MIC1\_INP [7]  
>>>MIC1\_INN [7]  
  
>>>HP\_DET\_L\_GPIO3\_C2 [15]  
>>>MIC\_IN\_DET [15]








MIC

## Headphone

>>>AUDIO\_OUT\_select [15]  
>>>AM\_HPL\_OUT [37]  
>>>AM\_HPR\_OUT [37]
















## Reset







## Service

















## Accelerometer



# CUTTER



|           |                                         |                                                                                                                                                    |          |
|-----------|-----------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title     |                                         | ChengDu Vantron Technology.LTD<br>6th/5th Floor, 1st Building,No.9,<br>3rd WuKe East Street,<br>WuHou District ,ChengDu , China<br>86-28-8512-3930 |          |
| 50.CUTTER |                                         | Vantron                                                                                                                                            |          |
| Size      | Document Number                         | Rev                                                                                                                                                |          |
| A4        | 640BBAGG2RNK2 SBC-RK3568-NXP24-ARK-GEN2 | <2.0>                                                                                                                                              |          |
| Date:     | Monday, April 17, 2023                  | Sheet                                                                                                                                              | 50 of 50 |