

SBC-RK3568-NXP1024-ARK-L2-GEN2

Table of Content

01.Cover
02.Block Diagram
03.Power Tree
04.Power Sequence
05.IO Power Domain Map
06.24VDC IN
07.Power_PMIC
08.Power_Ext/RTC/EEPROM/WG
09.Power_Flash Power Manage
10.RK3568_Power/GND
11.RK3568_DDR PHY
12.RK3568_OSC/PLL/PMUIO
13.RK3568_Flash/SD Controller
14.RK3568_USB/PCIe/SATA PHY
15.RK3568_SARADC/GPIO
16.RK3568_VI Interface
17.RK3568_VO Interface_1
18.RK3568_VO Interface_2
19.RK3568_Audio Interface
20.DRAM-LPDDR4_1X32bit_200P
21.eMMC
22.EEPROM/RTC
23.Buzzer/WT
24.MIPI to eDP
25.VO_eDP TX
26.VO-HDMI2.0 TX
27.Load Switch
28.RS485
29.SPI_FLASH
30.CPU_SD CARD
31.Ethernet-GEPHY_YT8511H
32.MiniPCIe2.0 Slot
33.USB3.0
34.USB2.0_USB_HUB_A
35.USB2.0_USB_HUB_B
36.AUDIO OUT
37.KEY Array/SARADC
38.Uart Debug/IO
39.User COMMS
40.MIC/Headphone
41.MCU_RT1024
42.CPU_CAN0/1
43.MCU_Motor
44.Weigh_ADC
45.Reset Switch
46.Printer_Sensor
47.Printhead_Driver
48.ACCEL
49.CUTTER

Revisioc History

Rev.Code	Date	By	Check	Description
V1.0	2022-11-08	HYR		Initial Version


PWB1
YYBAGG30R2

VT-SBC-RK3568-ARK_


Operating: -10-60°C&5-90%RH

Stotrage:-30-80°C&5-90%RH

PCBA : IC Connector




VT-SBC-RK3568-ARK_



Title		03.Power Tree		ChengDu Vantron Technology.,LTD 6th Floor, 1st Building,No.9, 3rd WuKe East Street, WuHou District ,ChengDu , China 86-28-8512-3930	
Size	Document Number	640BBAGG3RL22 SBC-RK3568-NXP1024-ARK-L2-GEN2			Rev
A4		Wednesday, April 12, 2023			<2.0>
Date:	Wednesday, April 12, 2023	Sheet	3	of	49

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
+5V	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
+5V	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
+5V	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.1V (DDR4X)	TBD	TBD
+5V	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
+5V	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
+5V	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (SD VCC3V3, VCC1V8)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
+5V	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
+5V	RK809_SW2	2.1A	VCC_3V3_M.2	Slot:4	3.3V	ON	3.3V		
+5V	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETh			Slot:4+5					
+24V	EXT BUCK	3.0A	+12V	Slot:0	12V	ON	12V	TBD	TBD
+24V	EXT BUCK	3.0A	+5V	Slot:0	5.0V	ON	5.0V	TBD	TBD
+5V	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware, namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCCIO_SD	3.3V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_3V3	3.3V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO7	VCC_1V8	1.8V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID


Notes

- [1]: When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally (for example, it cannot be started normally) or IO will be damaged.
- [2]: When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]: When VCCIO3 IO domain is assigned as SD card function,:
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.
When VCCIO3 IO domain is assigned as other function,:
Such as uart5 and uart6, then note [2] should be followed


I2C0_SCL_PMIC [8,12] I2S1_MCLK_M0_RK809 [19] HPL_OUT [40] HP_SNS [40] HPR_OUT [40]
 I2C0_SDA_PMIC [8,12] I2S1_SCLK_TX_M0_RK809 [19] MIC1_INN [40] MIC1_INP [40]
 PMIC_INT_L [12] I2S1_LRCK_TX_M0_RK809 [19] PMIC_32KOUT_WIFI [32]
 PMIC_SLEEP_H [8,12] I2S1_SDOO_M0_RK809 [19] PDM_CLK0_M0_RK809 [19]

RESETEn [12,37]
 RK809_PWRON [37]


PMIC RK809 DCDC




PMIC RK809 LDO



PMIC RK809 Management



PMIC RK809 CODEC





Note:

If RK809-5 codec is not used,
 then Pin 14,15,16,17,19,40 Tie VSS
 Pin 18,36,37,38,35,39,41,34,32,43,42
 Leave floating

FLASH_VOL_SEL [12] Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)

Note:
According to the actual choice of mounted
Cannot be mounted at the same time




Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.

RK3568_ABCDE (Power&Gnd)

U23A




U23D




VT_BGA_19X19_P65MMSP_636P_H1P68MM

U23B




RK3568
VT_BGA_19X19_P65MMSP_636P_H1P68MM

U23C



RK3568
VT_BGA_19X19_P65MMSP_636P_H1P68MM

U23E




RK3568
VT_BGA_19X19_P65MMSP_636P_H1P68MM

Title		ChengDu Vantron Technology, LTD 4th floor, 1st Building No.5, 3rd Wulue East Street, Wulue District, Chengdu, China 86-28-8512-3930	
11.RK3568_DDR PHY		Vantron	
Size	Document Number		Rev
A2	640BBAGG3RL22 SBC-RK3568-MXFP1024-ARK-12-GEN2		<2.0>
Date	Wednesday, April 12, 2023	Sheet 11	of 49

RK3568_G (OSC/PLL/PMUIO1/2)

Note:

Adjusted the load capacitance according to the crystal specification.



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

PMUIO1 Domain

Operating Voltage=3.3V Only

REFCLK_OUT	/	GPIO0_A0_d
TSADC_SHUT_M0	/	GPIO0_A1_d
TSADC_SHUT_ONG	/	GPIO0_A2_d
PMIC_SLEEP_M0	/	GPIO0_A3_d
SDMMC0_DET	/	GPIO0_A4_d
SDMMC0_PAREN	/	GPIO0_A5_d
GPU_PWREN	/	GPIO0_A6_d
FLASH_VOL_SEL	/	GPIO0_A7_d




PMUIO2 Domain

Operating Voltage=1.8V/3.3V

CLK32K_IN	/	CLK32K_OUT0	/	PCIE30X2_BUTTONRSTn	/	GPIO0_B0_d
I2C0_SCL	/	I2C0_SDA	/	I2C0_SDA	/	GPIO0_B1_d
I2C1_SCL	/	I2C1_SDA	/	I2C1_SDA	/	GPIO0_B2_d
I2C2_SCL	/	I2C2_SDA	/	I2C2_SDA	/	GPIO0_B3_d
I2C3_SCL	/	I2C3_SDA	/	I2C3_SDA	/	GPIO0_B4_d
I2C4_SCL	/	I2C4_SDA	/	I2C4_SDA	/	GPIO0_B5_d
I2C5_SCL	/	I2C5_SDA	/	I2C5_SDA	/	GPIO0_B6_d
I2C6_SCL	/	I2C6_SDA	/	I2C6_SDA	/	GPIO0_B7_d
I2C7_SCL	/	I2C7_SDA	/	I2C7_SDA	/	GPIO0_B8_d
I2C8_SCL	/	I2C8_SDA	/	I2C8_SDA	/	GPIO0_B9_d
I2C9_SCL	/	I2C9_SDA	/	I2C9_SDA	/	GPIO0_B10_d
I2C10_SCL	/	I2C10_SDA	/	I2C10_SDA	/	GPIO0_B11_d
I2C11_SCL	/	I2C11_SDA	/	I2C11_SDA	/	GPIO0_B12_d
I2C12_SCL	/	I2C12_SDA	/	I2C12_SDA	/	GPIO0_B13_d
I2C13_SCL	/	I2C13_SDA	/	I2C13_SDA	/	GPIO0_B14_d
I2C14_SCL	/	I2C14_SDA	/	I2C14_SDA	/	GPIO0_B15_d
I2C15_SCL	/	I2C15_SDA	/	I2C15_SDA	/	GPIO0_B16_d
I2C16_SCL	/	I2C16_SDA	/	I2C16_SDA	/	GPIO0_B17_d
I2C17_SCL	/	I2C17_SDA	/	I2C17_SDA	/	GPIO0_B18_d
I2C18_SCL	/	I2C18_SDA	/	I2C18_SDA	/	GPIO0_B19_d
I2C19_SCL	/	I2C19_SDA	/	I2C19_SDA	/	GPIO0_B20_d
I2C20_SCL	/	I2C20_SDA	/	I2C20_SDA	/	GPIO0_B21_d
I2C21_SCL	/	I2C21_SDA	/	I2C21_SDA	/	GPIO0_B22_d
I2C22_SCL	/	I2C22_SDA	/	I2C22_SDA	/	GPIO0_B23_d
I2C23_SCL	/	I2C23_SDA	/	I2C23_SDA	/	GPIO0_B24_d
I2C24_SCL	/	I2C24_SDA	/	I2C24_SDA	/	GPIO0_B25_d
I2C25_SCL	/	I2C25_SDA	/	I2C25_SDA	/	GPIO0_B26_d
I2C26_SCL	/	I2C26_SDA	/	I2C26_SDA	/	GPIO0_B27_d
I2C27_SCL	/	I2C27_SDA	/	I2C27_SDA	/	GPIO0_B28_d
I2C28_SCL	/	I2C28_SDA	/	I2C28_SDA	/	GPIO0_B29_d
I2C29_SCL	/	I2C29_SDA	/	I2C29_SDA	/	GPIO0_B30_d
I2C30_SCL	/	I2C30_SDA	/	I2C30_SDA	/	GPIO0_B31_d
I2C31_SCL	/	I2C31_SDA	/	I2C31_SDA	/	GPIO0_B32_d
I2C32_SCL	/	I2C32_SDA	/	I2C32_SDA	/	GPIO0_B33_d
I2C33_SCL	/	I2C33_SDA	/	I2C33_SDA	/	GPIO0_B34_d
I2C34_SCL	/	I2C34_SDA	/	I2C34_SDA	/	GPIO0_B35_d
I2C35_SCL	/	I2C35_SDA	/	I2C35_SDA	/	GPIO0_B36_d
I2C36_SCL	/	I2C36_SDA	/	I2C36_SDA	/	GPIO0_B37_d
I2C37_SCL	/	I2C37_SDA	/	I2C37_SDA	/	GPIO0_B38_d
I2C38_SCL	/	I2C38_SDA	/	I2C38_SDA	/	GPIO0_B39_d
I2C39_SCL	/	I2C39_SDA	/	I2C39_SDA	/	GPIO0_B40_d
I2C40_SCL	/	I2C40_SDA	/	I2C40_SDA	/	GPIO0_B41_d
I2C41_SCL	/	I2C41_SDA	/	I2C41_SDA	/	GPIO0_B42_d
I2C42_SCL	/	I2C42_SDA	/	I2C42_SDA	/	GPIO0_B43_d
I2C43_SCL	/	I2C43_SDA	/	I2C43_SDA	/	GPIO0_B44_d
I2C44_SCL	/	I2C44_SDA	/	I2C44_SDA	/	GPIO0_B45_d
I2C45_SCL	/	I2C45_SDA	/	I2C45_SDA	/	GPIO0_B46_d
I2C46_SCL	/	I2C46_SDA	/	I2C46_SDA	/	GPIO0_B47_d
I2C47_SCL	/	I2C47_SDA	/	I2C47_SDA	/	GPIO0_B48_d
I2C48_SCL	/	I2C48_SDA	/	I2C48_SDA	/	GPIO0_B49_d
I2C49_SCL	/	I2C49_SDA	/	I2C49_SDA	/	GPIO0_B50_d
I2C50_SCL	/	I2C50_SDA	/	I2C50_SDA	/	GPIO0_B51_d
I2C51_SCL	/	I2C51_SDA	/	I2C51_SDA	/	GPIO0_B52_d
I2C52_SCL	/	I2C52_SDA	/	I2C52_SDA	/	GPIO0_B53_d
I2C53_SCL	/	I2C53_SDA	/	I2C53_SDA	/	GPIO0_B54_d
I2C54_SCL	/	I2C54_SDA	/	I2C54_SDA	/	GPIO0_B55_d
I2C55_SCL	/	I2C55_SDA	/	I2C55_SDA	/	GPIO0_B56_d
I2C56_SCL	/	I2C56_SDA	/	I2C56_SDA	/	GPIO0_B57_d
I2C57_SCL	/	I2C57_SDA	/	I2C57_SDA	/	GPIO0_B58_d
I2C58_SCL	/	I2C58_SDA	/	I2C58_SDA	/	GPIO0_B59_d
I2C59_SCL	/	I2C59_SDA	/	I2C59_SDA	/	GPIO0_B60_d
I2C60_SCL	/	I2C60_SDA	/	I2C60_SDA	/	GPIO0_B61_d
I2C61_SCL	/	I2C61_SDA	/	I2C61_SDA	/	GPIO0_B62_d
I2C62_SCL	/	I2C62_SDA	/	I2C62_SDA	/	GPIO0_B63_d
I2C63_SCL	/	I2C63_SDA	/	I2C63_SDA	/	GPIO0_B64_d
I2C64_SCL	/	I2C64_SDA	/	I2C64_SDA	/	GPIO0_B65_d
I2C65_SCL	/	I2C65_SDA	/	I2C65_SDA	/	GPIO0_B66_d
I2C66_SCL	/	I2C66_SDA	/	I2C66_SDA	/	GPIO0_B67_d
I2C67_SCL	/	I2C67_SDA	/	I2C67_SDA	/	GPIO0_B68_d
I2C68_SCL	/	I2C68_SDA	/	I2C68_SDA	/	GPIO0_B69_d
I2C69_SCL	/	I2C69_SDA	/	I2C69_SDA	/	GPIO0_B70_d
I2C70_SCL	/	I2C70_SDA	/	I2C70_SDA	/	GPIO0_B71_d
I2C71_SCL	/	I2C71_SDA	/	I2C71_SDA	/	GPIO0_B72_d
I2C72_SCL	/	I2C72_SDA	/	I2C72_SDA	/	GPIO0_B73_d
I2C73_SCL	/	I2C73_SDA	/	I2C73_SDA	/	GPIO0_B74_d
I2C74_SCL	/	I2C74_SDA	/	I2C74_SDA	/	GPIO0_B75_d
I2C75_SCL	/	I2C75_SDA	/	I2C75_SDA	/	GPIO0_B76_d
I2C76_SCL	/	I2C76_SDA	/	I2C76_SDA	/	GPIO0_B77_d
I2C77_SCL	/	I2C77_SDA	/	I2C77_SDA	/	GPIO0_B78_d
I2C78_SCL	/	I2C78_SDA	/	I2C78_SDA	/	GPIO0_B79_d
I2C79_SCL	/	I2C79_SDA	/	I2C79_SDA	/	GPIO0_B80_d
I2C80_SCL	/	I2C80_SDA	/	I2C80_SDA	/	GPIO0_B81_d
I2C81_SCL	/	I2C81_SDA	/	I2C81_SDA	/	GPIO0_B82_d
I2C82_SCL	/	I2C82_SDA	/	I2C82_SDA	/	GPIO0_B83_d
I2C83_SCL	/	I2C83_SDA	/	I2C83_SDA	/	GPIO0_B84_d
I2C84_SCL	/	I2C84_SDA	/	I2C84_SDA	/	GPIO0_B85_d
I2C85_SCL	/	I2C85_SDA	/	I2C85_SDA	/	GPIO0_B86_d
I2C86_SCL	/	I2C86_SDA	/	I2C86_SDA	/	GPIO0_B87_d
I2C87_SCL	/	I2C87_SDA	/	I2C87_SDA	/	GPIO0_B88_d
I2C88_SCL	/	I2C88_SDA	/	I2C88_SDA	/	GPIO0_B89_d
I2C89_SCL	/	I2C89_SDA	/	I2C89_SDA	/	GPIO0_B90_d
I2C90_SCL	/	I2C90_SDA	/	I2C90_SDA	/	GPIO0_B91_d
I2C91_SCL	/	I2C91_SDA	/	I2C91_SDA	/	GPIO0_B92_d
I2C92_SCL	/	I2C92_SDA	/	I2C92_SDA	/	GPIO0_B93_d
I2C93_SCL	/	I2C93_SDA	/	I2C93_SDA	/	GPIO0_B94_d
I2C94_SCL	/	I2C94_SDA	/	I2C94_SDA	/	GPIO0_B95_d
I2C95_SCL	/	I2C95_SDA	/	I2C95_SDA	/	GPIO0_B96_d
I2C96_SCL	/	I2C96_SDA	/	I2C96_SDA	/	GPIO0_B97_d
I2C97_SCL	/	I2C97_SDA	/	I2C97_SDA	/	GPIO0_B98_d
I2C98_SCL	/	I2C98_SDA	/	I2C98_SDA	/	GPIO0_B99_d
I2C99_SCL	/	I2C99_SDA	/	I2C99_SDA	/	GPIO0_B100_d

PMUIO1/2/OSC Domain Logic Power

Operating Voltage=0.9V



Note:
If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormally.


The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of PMUIO2 will be damaged!

RK3568_I (VCCIO2 Domain)

U23I

VCCIO2 Domain

Operating Voltage=1.8V/3.3V



RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM


VCCIO2



Note:

"FLASH_VOL_SEL" status and VCCIO_FLASH power supply voltage must match otherwise the IO function of VCCIO2 will be abnormally or the IO of VCCIO2 will be damaged!

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.



Note:

For eMMC or Nand Flash:
If eMMC D0/FLASH D0=0V at after power on and reset, then system will enter into Maskrom mode.

Layout note:


Test point must be placed on the line, and no branch can be added

RK3568_J (VCCIO3 Domain)

U23J

VCCIO3 Domain

Operating Voltage=1.8V/3.3V



RK3568

VT_BGA_19X19_P65MMSP_636P_H1P68MM

VCCIO3



Note:


If VCCIO3 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO3 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO3 will be abnormally.

The VCCIO3 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO3 will be damaged!


If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID

RK3568_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_V (USB2.0 HOST)



RK3568_W (PCIe3.0 x2)




RK3568_K (VCCIO4 Domain)

U23K

VCCIO4 Domain

Operating Voltage=1.8V/3.3V



RK3568

VT_BGA_19X19_P65MMSP_636P_HIP68MM




RK3568_N (VCCIO7 Domain)

U23N


VCCIO7 Domain

Operating Voltage=1.8V/3.3V



RK3568

VT_BGA_19X19_P65MMSP_636P_HIP68MM



RK3568_O (SARADC/OTP)

U23O

SARADC




RK3568

VT_BGA_19X19_P65MMSP_636P_HIP68MM

OTP

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Note:
Must be mounted



If there is no Key requirement, two test points must be reserved to facilitate firmware update

It is suggested to reserve a Key to facilitate the development debug

If SARADC_VIN0=0V at after power on and reset, then system will enter into loader mode.

SARADC_VIN0_KEY/RECOVERY [37]
SARADC_VIN1_HW_ID [37]

U23P

		AG12
	MIP1_CSI_RX_D0P	AH12
	MIP1_CSI_RX_D0N	
	MIP1_CSI_RX_D1P	AG11
	MIP1_CSI_RX_D1N	AH11
	MIP1_CSI_RX_D2P	AE11
	MIP1_CSI_RX_D2N	AD11
	MIP1_CSI_RX_D3P	AD9
	MIP1_CSI_RX_D3N	AE9
	MIP1_CSI_RX_CLK0P	AG10
	MIP1_CSI_RX_CLK0N	AH10
	MIP1_CSI_RX_CLK1P	AG9
	MIP1_CSI_RX_CLK1N	AH9





RK3568
VT BGA 19X19 P65MMSP 636P H1P68MM

Option1	Sensor1	x4Lane	MIPSI_CSI_RX_D0-3 MIPSI_CSI_RX_CLK0
Option2	Sensor1	x2Lane	MIPSI_CSI_RX_D0-1 MIPSI_CSI_RX_CLK0
	+	Sensor2	x2Lane MIPSI_CSI_RX_D2-3 MIPSI_CSI_RX_CLK1

Π23M

Operating Voltage=1.8V/3.3V

CTE D0 / EBC SDD00 / SDMMC2 D0



RK3568
VT BGA 19X19 P65MMSP 636P H1P68MM

Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

If VCCIO6 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO6 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO6 will be abnormally.

The VCCIO6 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO6 will be damaged!

According to the actual choice of mounted
Cannot be mounted at the same time

Select the voltage according to the application

If the IO domain is to be used as FEPHY, since some FEPHY only support 3.3V IO, it is recommended to reallocate GPIO to reduce the cost of level conversion

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

GMAC	Direction	GEPHY	GMAC	Direction	GEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx CRS_DV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER			GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC		PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<-----	PHYx_MDIO	GMACx_MDIO	<-----	PHYx_MDIO
ETHx_REFCLK0_25M	----->	PHYx_OSC	ETHx_REFCLK0_25M	----->	PHYx_OSC
GMACx_MCLKINOUT	<-----	PHYx_RSTn	GMACx_MCLKINOUT	<-----	PHYx_TXC
GPIO		PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMBE	GPIO	<-----	PHYx_INT/PMBE

Camera MCLK can select the following clock:


- ```

1:CAM_CLKOUT0
2:CAM_CLKOUT1
3:CIF_CLKOUT
4:REFCLK_OUT(24MHz)

```

Attention to the voltage matching


RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)




RK3568\_S(MIPI\_DSI\_TX1)



RK3568\_T(eDP\_TX)



RK3568\_Q(HDMI2.0\_TX)



# RK3568\_L (VCCIO5 Domain)

U23L

## VCCIO5 Domain



Operating Voltage=1.8V/3.3V

|             |                    |                       |                       |                   |              |
|-------------|--------------------|-----------------------|-----------------------|-------------------|--------------|
| LCDC D0     | / VOP BT656 D0 M0  | / SPI0 MISO M1        | / PCIE20 CLKREQn M1   | / I2S1 MCLK M2    | / GPIO2 D0 d |
| LCDC D1     | / VOP BT656 D1 M0  | / SPI0 MOSI M1        | / PCIE20 WAKEN M1     | / I2S1 SCLK TX M2 | / GPIO2 D1 d |
| LCDC D2     | / VOP BT656 D2 M0  | / SPI0 CS0 M1         | / PCIE30X1 CLKREQn M1 | / I2S1 LRCK TX M2 | / GPIO2 D2 d |
| LCDC D3     | / VOP BT656 D3 M0  | / SPI0 CLK M1         | / PCIE30X1 WAKEN M1   | / I2S1 SDIO M2    | / GPIO2 D3 d |
| LCDC D4     | / VOP BT656 D4 M0  | / SPI2 CS1 M1         | / PCIE30X2 CLKREQn M1 | / I2S1 SDI1 M2    | / GPIO2 D4 d |
| LCDC D5     | / VOP BT656 D5 M0  | / SPI2 CS0 M1         | / PCIE30X2 WAKEN M1   | / I2S1 SDI2 M2    | / GPIO2 D5 d |
| LCDC D6     | / VOP BT656 D6 M0  | / SPI2 MOSI M1        | / PCIE30X2 PERSTn M1  | / I2S1 SDI3 M2    | / GPIO2 D6 d |
| LCDC D7     | / VOP BT656 D7 M0  | / SPI2 MISO M1        | / UART8 TX M1         | / I2S1 SDO0 M2    | / GPIO2 D7 d |
| LCDC CLK    | / VOP BT656 CLK M0 | / SPI2 CLK M1         | / UART8 RX M1         | / I2S1 SDO1 M2    | / GPIO3 A0 d |
| LCDC D8     | / VOP BT1120 D0    | / SPI1 CS0 M1         | / PCIE30X1 PERSTn M1  | / SDMMC2 D0 M1    | / GPIO3 A1 d |
| LCDC D9     | / VOP BT1120 D1    | / GMAC1 TXD2 M0       | / I2S3 MCLK M0        | / SDMMC2 D1 M1    | / GPIO3 A2 d |
| LCDC D10    | / VOP BT1120 D2    | / GMAC1 TXD3 M0       | / I2S3 SCLK M0        | / SDMMC2 D2 M1    | / GPIO3 A3 d |
| LCDC D11    | / VOP BT1120 D3    | / GMAC1 RXD2 M0       | / I2S3 LRCK M0        | / SDMMC2 D3 M1    | / GPIO3 A4 d |
| LCDC D12    | / VOP BT1120 D4    | / GMAC1 RXD3 M0       | / I2S3 SDO M0         | / SDMMC2 CMD M1   | / GPIO3 A5 d |
| LCDC D13    | / VOP BT1120 CLK   | / GMAC1 TXCLK M0      | / I2S3 SDI M0         | / SDMMC2 CLK M1   | / GPIO3 A6 d |
| LCDC D14    | / VOP BT1120 D5    | / GMAC1 RXCLK M0      | / SDMMC2 DET M1       | / GPIO3 A7 d      |              |
| LCDC D15    | / VOP BT1120 D6    | / ETH1 REFCLK0 25M M0 | / SDMMC2 PWREN M1     | / GPIO3 B0 d      |              |
| LCDC D16    | / VOP BT1120 D7    | / GMAC1 RXD0 M0       | / UART4 RX M1         | / PWM8 M0         | / GPIO3 B1 d |
| LCDC D17    | / VOP BT1120 D8    | / GMAC1 RXD1 M0       | / UART4 TX M1         | / PWM9 M0         | / GPIO3 B2 d |
| LCDC D18    | / VOP BT1120 D9    | / GMAC1 RXDV CRS M0   | / I2C5 SCL M0         | / PDM SDI0 M2     | / GPIO3 B3 d |
| LCDC D19    | / VOP BT1120 D10   | / GMAC1 RXER M0       | / I2C5 SDA M0         | / PDM SDI1 M2     | / GPIO3 B4 d |
| LCDC D20    | / VOP BT1120 D11   | / GMAC1 TXD0 M0       | / I2C3 SCL M1         | / PWM10 M0        | / GPIO3 B5 d |
| LCDC D21    | / VOP BT1120 D12   | / GMAC1 TXD1 M0       | / I2C3 SDA M1         | / PWM11 TR M0     | / GPIO3 B6 d |
| LCDC D22    | / PWM12 M0         | / GMAC1 TXEN M0       | / UART3 TX M1         | / PDM SDI2 M2     | / GPIO3 B7 d |
| LCDC D23    | / PWM13 M0         | / GMAC1 MCLKINOUT M0  | / UART3 RX M1         | / PDM SDI3 M2     | / GPIO3 C0 d |
| LCDC HSYNC  | / VOP BT1120 D13   | / SPI1 MOSI M1        | / PCIE20 PERSTn M1    | / I2S1 SDO2 M2    | / GPIO3 C1 d |
| LCDC VSYNC  | / VOP BT1120 D14   | / SPI1 MISO M1        | / UART5 TX M1         | / I2S1 SDO3 M2    | / GPIO3 C2 d |
| LCDC DEN    | / VOP BT1120 D15   | / SPI1 CLK M1         | / UART5 RX M1         | / I2S1 SCLK RX M2 | / GPIO3 C3 d |
| PWM14 M0    | / VOP PWM M1       | / GMAC1 MDC M0        | / UART7 TX M1         | / PDM CLK1 M2     | / GPIO3 C4 d |
| PWM15 IR M0 | / SPDIF TX M1      | / GMAC1 MDIO M0       | / UART7 RX M1         | / I2S1 LRCK RX M2 | / GPIO3 C5 d |

VCCIO5\_1  
VCCIO5\_2

RK3568

VT\_BGA\_19X19\_P65MMSP\_636P\_H1P68MM



### Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!

TO MCU

|                          |                                              |                                                                                                                                                 |          |
|--------------------------|----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title                    |                                              | ChengDu Vantron Technology, LTD<br>6th Floor, 1st Building, No.9,<br>3rd WuKe East Street,<br>WuHou District, ChengDu, China<br>86-28-8512-3930 |          |
| 18.RK3568_VO Interface_2 |                                              | Vantron                                                                                                                                         |          |
| Size                     | Document Number                              | Rev                                                                                                                                             |          |
| A4                       | 640BBAGG3RL22_SBC-RK3568-NXP1024-ARK-L2-GEN2 | <2.0>                                                                                                                                           |          |
| Date:                    | Wednesday, April 12, 2023                    | Sheet                                                                                                                                           | 18 of 49 |




# RK3568\_H (VCCIO1 Domain)

U23H

VCCIO1 Domain  
Operating Voltage=1.8V/3.3V

|                 |                 |               |                                      |                    |
|-----------------|-----------------|---------------|--------------------------------------|--------------------|
| I2C3 SDA M0     | / UART3 RX M0   | / CAN1 RX M0  | / AUDIOPWM LOUT P / ACODEC ADC DATA  | / GPIO1 A0 u       |
| I2C3 SCL M0     | / UART3 TX M0   | / CAN1 TX M0  | / AUDIOPWM LOUT N / ACODEC ADC CLK   | / GPIO1 A1 u       |
| I2S1 MCLK M0    | / UART3 RTSn M0 | / SCR CLK     | / PCIE30X1 PERSTn M2                 | / GPIO1 A2 d       |
| I2S1 SCLK TX M0 | / UART3 CTSn M0 | / SCR IO      | / PCIE30X1 WAKEn M2                  | / ACODEC DAC CLK   |
| I2S1 SCLK RX M0 | / UART4 RX M0   | / PDM CLK1 M0 | / SPDIF TX M0                        | / GPIO1 A4 d       |
| I2S1 LRCK TX M0 | / UART4 RTSn M0 | / SCR RST     | / PCIE30X1 CLKREQn M2                | / ACODEC DAC SYNC  |
| I2S1 LRCK RX M0 | / UART4 TX M0   | / PDM CLK0 M0 | / AUDIOPWM ROUT P                    | / GPIO1 A6 d       |
| I2S1 SDO0 M0    | / UART4 CTSn M0 | / SCR DET     | / AUDIOPWM ROUT N / ACODEC DAC DATAL | / GPIO1 A7 d       |
| I2S1 SDO1 M0    | / I2S1 SDI3 M0  | / PDM SDI3 M0 | / PCIE20 CLKREQn M2                  | / ACODEC DAC DATAR |
| I2S1 SDO2 M0    | / I2S1 SDI2 M0  | / PDM SDI2 M0 | / PCIE20 WAKEn M2                    | / ACODEC ADC SYNC  |
| I2S1 SDO3 M0    | / I2S1 SDI1 M0  | / PDM SDI1 M0 | / PCIE20 PERSTn M2                   | / GPIO1 B1 d       |
|                 |                 |               |                                      | / GPIO1 B2 d       |
|                 |                 |               |                                      | / GPIO1 B3 d       |
|                 |                 |               |                                      |                    |

RK3568  
VT\_BGA\_19X19\_P65MMSP\_636P\_H1P68MM







VCCIO1 ACODEC Default 3.3V  
If a board needs to be compatible with two voltage choices, recommended to enable BOM\_ID

**Note:**  
If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!  
If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.  
The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package




**LPDDR4X**






Siganal & Power

eMMC Flash




Vantron  
CONFIDENTIAL

## EEPROM




## RTC IC




|                |                                              |                                                                                                                                                    |          |
|----------------|----------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title          |                                              | ChengDu Vantron Technology.LTD<br>6th/5th Floor, 1st Building,No.9,<br>3rd WuKe East Street,<br>WuHou District ,ChengDu , China<br>86-28-8512-3930 |          |
| 22. EEPROM/RTC |                                              | Vantron                                                                                                                                            |          |
| Size           | Document Number                              | Rev                                                                                                                                                |          |
| A4             | 640BBAGG3RL22 SBC-RK3568-NXP1024-ARK-L2-GEN2 | <2.0>                                                                                                                                              |          |
| Date:          | Wednesday, April 12, 2023                    | Sheet                                                                                                                                              | 22 of 49 |

## Buzzer



BUZZER  
共振频率：4kHz


## WATCHDOG







$$t_{WD\_extended} (ms) = 78.3 \times CCWD (nF) + 51 (ms)$$

|               |                                             |                                                                                                                                                     |          |
|---------------|---------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title         |                                             | Chengdu Vantron Technology, LTD<br>66y5th Floor, 1st Building, No.9,<br>3rd Walle East Street,<br>Wuhou District, Chengdu, China<br>86-28-8512-3950 |          |
| 23. Buzzer/WD |                                             | Vantron                                                                                                                                             |          |
| Size          | Document Number                             | Rev                                                                                                                                                 |          |
| A3            | 640BAGG3RL22 SBC-RK3568-NXP1024-ARK-L2-GEN2 | <2.0>                                                                                                                                               |          |
| Date:         | Wednesday, April 12, 2023                   | Sheet                                                                                                                                               | 23 of 49 |

### De-Couple Cap








## IRQ/Config I2C











AUX\_P needs to connect 100K resistance to GND


AUX\_N needs to connect 100K resistance to 3.3V



## Signal & Power






**Determine what type of display is connected**










|          |                                              |                                                                                                                                                                                                                                          |          |
|----------|----------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title    |                                              |  ChengDu Vantron Technology, LTD<br>6th/5th Floor, 1st Building, No.9,<br>3rd WuKe East Street,<br>WuHu District ,ChengDu, China<br>86-28-8512-3930 |          |
| 28.RS485 |                                              |                                                                                                                                                                                                                                          |          |
| Size     | Document Number                              | Rev                                                                                                                                                                                                                                      |          |
| A4       | 640BBAGG3RL22 SBC-RK3568-NXP1024-ARK-L2-GEN2 | <2.0>                                                                                                                                                                                                                                    |          |
| Date:    | Wednesday, April 12, 2023                    | Sheet                                                                                                                                                                                                                                    | 28 of 49 |
| 2        |                                              | 1                                                                                                                                                                                                                                        |          |


[18] CPU\_SPI0\_FLASH\_CS >>  
 [18] CPU\_SPI0\_FLASH\_MISO >>  
 [18] CPU\_SPI0\_FLASH\_SCK >>  
 [18] CPU\_SPI0\_FLASH\_MOSI >>

# NOR FLASH



# MicroSD2


SDMMC1\_D0 >>> SDMMC1\_D0 [15]  
SDMMC1\_D1 >>> SDMMC1\_D1 [15]  
SDMMC1\_D2 >>> SDMMC1\_D2 [15]  
SDMMC1\_D3 >>> SDMMC1\_D3 [15]  
SDMMC1\_CMD >>> SDMMC1\_CMD [15]  
SDMMC1\_CLK >>> SDMMC1\_CLK [15]



SDMMC0\_DET >>> SDMMC0\_DET [12]  
SDMMC0\_DATA2 >>> SDMMC0\_DATA2 [13]  
SDMMC0\_DATA3 >>> SDMMC0\_DATA3 [13]  
SDMMC0\_CMD >>> SDMMC0\_CMD [13]  
SDMMC0\_CLK >>> SDMMC0\_CLK [13]  
SDMMC0\_DATA0 >>> SDMMC0\_DATA0 [13]  
SDMMC0\_DATA1 >>> SDMMC0\_DATA1 [13]

# MicroSD1 For Download

VCCIO\_SD  
R468 1 2 10K/1% 0201 SDMMC0\_DATA0  
R474 1 2 10K/1% 0201 SDMMC0\_DATA1  
R445 1 2 10K/1% 0201 SDMMC0\_DATA2  
R448 1 2 10K/1% 0201 SDMMC0\_DATA3  
R450 1 2 10K/1% 0201 SDMMC0\_CMD  
R479 1 2 10K/1% 0201 SDMMC0\_DET




```




 >>ENET_RGMII_TXD0 [16]
 >>ENET_RGMII_TXD1 [16]
 >>ENET_RGMII_TXD2 [16]
 >>ENET_RGMII_TXD3 [16]
 >>ENET_RGMII_TXCTL [16]
 >>ENET_RGMII_TXCLK [16]
 >>ENET_RGMII_RXD0 [16]
 >>ENET_RGMII_RXD1 [16]
 >>ENET_RGMII_RXD2 [16]
 >>ENET_RGMII_RXD3 [16]
 >>ENET_RGMII_RXDV [16]
 >>ENET_RGMII_RXCLK [16]
 >>ENET_REF_CLK [16]

 <<MAC_MDIO [16]
 <<MAC_MDC [16]
 <<ENET_nRST [16]
 <<ENET_nINTF [16]


```



| PHY Pin | PHY Core Config | Description                                                                                                                                   | Default |
|---------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------|---------|
| RXD0    | PHYADDRESS0     | LED_ACT, RXD[1:0] sets the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00". | 0       |
| RXD1    | PHYADDRESS1     | LED_ACT, RXD[1:0] sets the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00". | 0       |
| LED_ACT | PHYADDRESS2     | LED_ACT, RXD[1:0] sets the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00". | 1       |




## ETHERNET



| Symbol     | 10M<br>link | 10M<br>active | 10M<br>link | 100M<br>active | 1000M<br>link | 1000M<br>active |
|------------|-------------|---------------|-------------|----------------|---------------|-----------------|
| LED_10_100 | off         | off           | on          | on             | off           | off             |
| LED_1000   | off         | off           | off         | off            | on            | on              |
| LED_ACT    | on          | blink         | on          | blink          | on            | blink           |

|                           |                                             |                                                                                                                                                      |          |
|---------------------------|---------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Title                     |                                             | Chengdu Vantron Technology LTD<br>6050th Floor, 1st Building, No.5,<br>3rd Wuli Street, Street,<br>Wuhou District, Chengdu, China<br>86-29-8512-3930 |          |
| 31.Ethernet-GEPHY YT8511C |                                             | Vantron                                                                                                                                              |          |
| Size                      | Document Number                             |                                                                                                                                                      | Rev      |
| C                         | 640B8AG3RL22 SBC-RK3568-NXP1024-ARK-L2-GEN2 |                                                                                                                                                      | <2.0>    |
| Date:                     | Wednesday, April 12, 2023                   | Sheet                                                                                                                                                | 31 of 49 |

# Signal & Power



|                 |  |                                             |  |
|-----------------|--|---------------------------------------------|--|
| Title           |  | 30.MiniPCIe2.0 Slot                         |  |
| Size            |  | A3                                          |  |
| Document Number |  | 640BBAG3RL22_SBC-RK3568-NXP1024-ARK-L2-GEN2 |  |
| Date            |  | Wednesday, April 12, 2023                   |  |
| Sheet           |  | 32 of 49                                    |  |

Vantron

ChengDu Vantron Technology, LTD  
6th/5th Floor, 1st Building, No.9,  
3rd Waike East Street,  
Waike District, ChengDu, China  
86-28-8512-9930





Rev  
K2.0>





```



 >>> USB3_HOST1_DP [14]
 >>> USB3_HOST1_DM [14]
 >>> USB3_HOST1_SSTXP [14]
 >>> USB3_HOST1_SSTXN [14]
 >>> USB3_HOST1_SSRXP [14]
 >>> USB3_HOST1_SSRXN [14]
 >>> USB3_HUB_RST [15]

```




## USB3.0








## USB HUB CONTROLLER


Layout: 90ohm differential pairs




## EEPROM




## USB2.0




## USB2.0




## USB2.0








## USB2.0 OTG Type-A











Layout: 90ohm differential pairs


[illegible]

Signal


AM\_HPL\_OUT [40]  
AM\_HPR\_OUT [40]  
SPEAKER\_SD\_A# [18]  
AUDIO\_MUTE [13]




# Signal & Power



# HW\_ID



# Recovery Key




Note:


If there is no Key requirement, It is suggested to reserve a SW9200 Key to facilitate the development debug

RECOVERY Key function:  
If SARADC\_VIN0=0V at after power on and reset, then system will enter into loader mode.

# PowerOn/OFF\_Key




# Reset\_Key











URAT2 Debug



<<485B-1 [28]  
 <<485A-1 [28]  
 <<CAN0\_HIGH [42]  
 <<CAN0\_LOW [42]  
 <<CAN1\_HIGH [42]  
 <<CAN1\_LOW [42]





>>HPL\_OUT [7]  
 >>HP\_SNS [7]  
 >>HFR\_OUT [7]  
 >>MIC1\_INP [7]  
 >>MIC1\_INN [7]  
  
 >>HP\_DET\_L\_GPIO3\_C2 [15]  
 >>MIC\_IN\_DET [15]



## Headphone

>>AUDIO\_OUT\_select [15]  
 >>AM\_HPL\_OUT [36]  
 >>AM\_HFR\_OUT [36]






Table 22-1. Boot device select

| Boot Device           | BOOT_CFG1[7] | BOOT_CFG1[6] | BOOT_CFG1[5] | BOOT_CFG1[4] |
|-----------------------|--------------|--------------|--------------|--------------|
| FlexSP11 (Serial NOR) | 0            | 0            | 0            | 0            |
| SD                    | 0            | 0            | 1            | X            |
| MMC/eMMC              | 1            | 0            | X            | X            |
| SEMC (NAND)           | 0            | 1            | X            | X            |
| SEMC (NOR)            | 0            | 0            | 0            | 1            |

Table 9-2. Boot MODE pin settings

| BOOT_MODE[1:0] | Boot Type         |
|----------------|-------------------|
| 00             | Boot From Fuses   |
| 01             | Serial Downloader |
| 10             | Internal Boot     |
| 11             | Reserved          |

HOLD TIME

00:500us  
01:1ms  
10:20ms  
11:10ms

Status

POWER

BOOT\_devie




BOOT\_MODE

BOOT 1:0  
default: 10  
usb download: 01

The DIP switch is reserved only.














## Reset





## Service











## Accelerometer

|          |                                              |                                                                                                                                                     |       |
|----------|----------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Title    |                                              | ChengDu Vantron Technology.LTD<br>6th/5th Floor, 1st Building, No.9,<br>3rd WuKe East Street,<br>WuHou District ,ChengDu , China<br>86-28-8512-3930 |       |
| 48.ACCEL |                                              | Vantron                                                                                                                                             |       |
| Size     | Document Number                              | Date:                                                                                                                                               | Rev   |
| A4       | 640BBAGG3RL22 SBC-RK3568-NXP1024-ARK-L2-GEN2 | Wednesday, April 12, 2023                                                                                                                           | <2.0> |
| 2        | 48                                           | Sheet                                                                                                                                               | of 49 |

