

Name  $\Rightarrow$  SHUBHAM

Notes  $\Rightarrow$  Computer Organisation

Course  $\Rightarrow$  BCA from HPU

# Unit - I

## Data Representation

### Number System

1) Decimal Num. System.

Total number = 10 from (0 - 9) Base 10

2) Binary Numbers.

(0, 1) Base 2

3) Octal

(0, 1, 2, 3, 4, 5, 6, 7) Base 8

4) Hexa Decimal

(0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F)

Conversion from

Binary to octal ( $2^3$ )

$(1010)_2 \rightarrow (12)_8$

$$\begin{array}{r} 001 \quad 010 \\ \hline (1 \quad 2)_8 \end{array}$$

3 group

$(110010110.101010)_2 = (?)_8$   
 $(6 \quad 2 \quad 6 \cdot 5 \quad 2)_8$

Octal Table			
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Conversion from Octal to Binary

$$(67)_8 = (110111)_2$$

$$(67.32)_8 = (110111.011010)_2$$

Octal Table			
0	1	2	3
0 0 0	1 0 0	2 0 0	3 0 0
0 0 1	1 0 1	2 0 1	3 0 1
0 1 0	1 1 0	2 1 0	3 1 0
1 0 0	1 1 1	2 1 1	3 1 1

Conversion from Hexadecimal to Binary

$$(EF2)_{16} = (11101110010)2$$

$$(CF2.0)_{16} = (11110010.1101)2$$

Conversion from Octal to Hexadecimal

$$(26)_8 = (?)_{16}$$

$$(26)_8 = \underline{0}\underline{1}\underline{0}\underline{110} = (16)_{16}$$

Conversion from Hexadecimal to Octal

$$(AE)_{16} = (?)_8$$

$$(AE)_{16} = \underline{1}\underline{0}\underline{10}\underline{110} = (256)_8$$

3.1>

Conversion from  
Binary to Hexadecimal

$$(11010110)_2 = (D6)_{16}$$

$$(11010110.110) = (D6.0)_{16}$$

0	0	0	0
1	0	0	1
2	0	0	0
3	0	0	1
4	0	1	0
5	0	1	0
6	0	1	0
7	0	1	1
8	1	0	0
9	1	0	0

note : अंकों द्वारा कही अल्फेबेट लिखा जाता है।
जो नमूने में दिए गए नंबर्स हैं।
Convert दिए गए नंबर्स को दिया जाए।
यही उपरी operations perform कर सकते हैं।

10 = A	1	0	1	0
11 = B	1	0	1	1
12 = C	1	1	0	0
13 = D	1	1	0	1
14 = E	1	1	1	0
15 = F	1	1	1	1

IV

### Conversion from Decimal to Binary

$$\textcircled{1} \quad (16)_{10} = (10000)_2$$

$$\begin{array}{r} 2 | 16 \\ 2 | 8 \\ 2 | 4 \\ 2 | 2 \\ 1 | 0 \end{array}$$

$$\begin{array}{ccccccc} & 1 & 0 & 0 & 0 & 0 \\ & \times & \times & \times & \times & \times \\ 2^0 & 2^1 & 2^2 & 2^3 & 2^4 & 2^5 \\ 16 + 0 + 0 + 0 + 0 = 16 \end{array}$$

II Conversion from

$$\textcircled{1} \quad (16)_{10} = (20)_8$$

$$\begin{array}{r} 8 | 16 \\ 2 | 0 \end{array}$$

$$\begin{array}{ccc} 2 & 0 \\ \times & \times \\ 8^1 & 8^0 \\ 16 + 0 = 16 \end{array}$$

III Conversion from

$$(256)_{10} = (100)_16$$

$$\begin{array}{r} 16 | 256 \\ 16 | 0 \end{array}$$

$$\begin{array}{ccc} 1 & 0 & 0 \\ \times & \times & \times \\ 16^2 & 16^1 & 16^0 \\ 256 + 0 + 0 = 256 \end{array}$$

### Conversion from Decimal to Binary

$$(-.25)_{10} = (-.01)_2$$

$$\begin{array}{l} -.25 \times 2 = 0.50 \\ 0 \downarrow \\ .50 \times 2 = 1.00 \\ 1 \downarrow \\ .00 \end{array}$$

$$\begin{array}{c} 0 \\ \times \\ 2^1 \\ 2^2 \\ \hline 0 + 1 \times \frac{1}{2} = -.25 \end{array}$$

Integer	Fraction part
0	.50
1	.00

$(-.375)_{10} = (0.11)_2$

$$\begin{array}{l} -.375 \times 2 = 0.750 \\ 0 \downarrow \\ .750 \times 2 = 1.500 \\ 1 \downarrow \\ .500 \times 2 = 1.00 \end{array}$$

### Conversion from Decimal to Octal

$$\textcircled{1} \quad [616.12]_{10} = (640.0753412172)_8$$

$$\begin{array}{r} 8 | 416 \\ 8 | 52 \quad 0 \\ 2 | 6 \quad 1 \\ 0 | 6 \end{array} = (640.0753412172)_8$$

Whole Fractional part

$$\begin{array}{ll} .12 \times 8 = 0.96 & .16 \times 8 = 1.28 \\ .96 \times 8 = 7.68 & .28 \times 8 = 2.24 \\ .68 \times 8 = 5.44 & .44 \times 8 = 3.52 \\ .44 \times 8 = 3.52 & .32 \times 8 = 7.36 \\ .32 \times 8 = 0.16 & .36 \times 8 = 2.88 \end{array}$$

⇒ Conversion from Decimal to Hexadecimal

$$[106.0664]_{10} = (6A.10FF9)$$

$$\begin{array}{r} 16 \\ \times 6 \\ \hline 96 \end{array}$$

$10 \rightarrow A$  in table of Hexadecimal

$$(106)_{10} = (6A)_{16}$$

$$(\cdot 0664)_{10} = (0.0664)_{16} \quad [\because 15 = F \text{ in table}]$$

$$\begin{aligned} 0.0664 \times 16 &= 1.0624 \\ 0.0624 \times 16 &= 0.9936 \\ 0.9936 \times 16 &= 15.9744 \\ 15.9744 \times 16 &= 15.5904 \\ 15.5904 \times 16 &= 9.4464 \end{aligned}$$

$$\begin{array}{r} 3 \\ 6 \\ -6 \\ \hline 0 \end{array}$$

$$96$$

$$\vdots$$

$$610$$

VII Conversion from

Binary to Decimal

$$(110111)_2 = [55]_{10}$$

$$\begin{aligned} (110111)_2 &= 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\ &= 32 + 16 + 0 + 4 + 2 + 1 = 55 \end{aligned}$$

$$\Rightarrow (11101.011)_2 = [ ]_{10}$$

$$\begin{aligned} (11101)_2 &= 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 \\ &= 16 + 8 + 4 + 0 + 1 = 29 \end{aligned}$$

$$\begin{aligned} (\cdot 0111)_2 &= \frac{0}{2^1} + \frac{1}{2^2} + \frac{1}{2^3} = 0 + \cancel{\frac{1}{2^4}} + \frac{1}{2^5} = 0 + 0.125 \\ &= 0 + \frac{1}{8} + \frac{1}{16} = 0.125 + 0.0625 = 0.375 \end{aligned}$$

$$\begin{array}{r} 0.125 \\ 0.125 \\ \hline 0.375 \end{array}$$

### VIII Conversion from octal to decimal

#### Octal to decimal

$$1) [376]_8 = [254]_{10}$$

$$\begin{aligned}[376]_8 &= 3 \times 8^2 + 7 \times 8^1 + 6 \times 8^0 \\ &= 3 \times 64 + 56 + 6 \\ &= 192 + 56 + 6 = 254\end{aligned}$$

$\Rightarrow [0.4051]_8$  to decimal

$$[0.4051]_8 = [0.525]_{10}$$

$$\begin{aligned}[0.4051]_8 &= 4 \times \frac{1}{8^1} + 0 \times \frac{1}{8^2} + 5 \times \frac{1}{8^3} + 1 \times \frac{1}{8^4} \\ &= \frac{4}{64} + \frac{1}{64} + \frac{5}{512} + \frac{1}{4096} \\ &= 0.5 + 0.0156 + 0.0097 + 0.00024 \\ &= [0.525]_{10} \approx [0.5100009765]_{10}\end{aligned}$$

0.00024	↓
0.00017	↓
0.0156	↓
0.5	↓
0.52554	↓
0.010	↓
0.009	↓

### IX Conversion from Hexadecimal to Decimal

$$\Rightarrow [B6A]_H = [2922]_{10} \quad \text{don't write this in exam}$$

$$\begin{aligned}[B6A]_H &= [11610]_{16} = [2922]_{10} \\ \text{In exam} &\rightarrow = 11 \times 16^2 + 6 \times 16^1 + 10 \times 16^0 \\ &= 11 \times 256 + 96 + 10 \\ &= 2816 + 96 + 10 \\ &= [2922]_{10}\end{aligned}$$

$$\Rightarrow [AF.2F]_{16} = [ ] \quad \text{don't write this in exam}$$

$$[AF.2F]_{16} = [1015.215]_{10}$$

$$[AF.2F]_{16} = [10 \times 16^1 + 15 \times 16^0 + 2 \times \frac{1}{16^1} + 15 \times \frac{1}{16^2}]$$

$$= [160 + 15 + \frac{1}{8} + \frac{15}{256}]$$

$$= [175 + 0.125 + 0.058]$$

$$= [175.183]$$

## Binary Coded Decimal Numbers:-

	8	4	2	1	
0	0	0	0	0	$8x_0 + 4x_0 + 2x_0 + 1x_0$
1	0	0	0	1	$8x_0 + 4x_0 + 2x_1 + 1x_0 = 2$
2	0	0	1	0	$8x_0 + 4x_0 + 2x_1 + 1x_1 = 3$
3	0	0	1	1	$2, 3 = 4$
4	0	1	0	0	$\swarrow \searrow$
5	0	1	0	1	$0010 \quad 0011$
6	0	1	1	0	BCD Code
7	0	1	1	1	$0010 \quad 0011$
8	1	0	0	0	$0x_1 + 0x_0 + 2x_0 + 1x_1 = 8 + 1 = 9$
9	1	0	0	1	

The representation of decimal numbers (0 - 9) into binary is called binary coded decimal.

### BCD Addition

add (binary addition)

- 1) Sum  $\leq 9$       Carry = 0      [Correct] [Valid BCD]
- 2) Sum  $\geq 10$       Carry = 1      incorrect then add [Sum + 0110]      6
- 3) Sum  $> 9$       Carry = 0      incorrect then add [Sum + 0110]      6

Ex

$$2 + 4 = 0010 + 0100$$

$$\checkmark 6 = 0110$$

As is correct satisfied (case 1)

$$8 \ 4 \ 2 \ 1$$

$$0 \ 0 \ 1 \ 0 \leftarrow 2$$

$$0 \ 1 \ 0 \ 0 \leftarrow 4$$

$$\begin{array}{r}
 0010 \\
 0100 \\
 \hline
 0110
 \end{array}$$

Ex 2

$$2+8$$

$$\begin{array}{r} 0010 \\ + 1000 \\ \hline 1010 \end{array}$$

$$= 10$$

It's incorrect it satisfies  
G&C 3)

then add 0110

$$\begin{array}{r} 1010 \\ + 0110 \\ \hline 10000 \end{array}$$

Now  $2+8=10$  is the correct answer

Ex 3

$$23+22$$

$$\begin{array}{r} 23 \\ 22 \\ \hline 0010 \quad 0011 \\ \hline 0010 \quad 0010 \\ \hline 0100 \quad 0101 \end{array}$$

Ans = 45 is correct

New add

$$23 > 0010 \ 0011$$

$$22 > 0010 \ 0010$$

4 5

Ex 4

$$55+55$$

$$\begin{array}{r} 55 \\ \backslash \quad \backslash \\ 0101 \quad 0101 \end{array}$$

new add  $55 > 0101 \ 0101$

$$55 > 0101 \ 0101$$

$$\begin{array}{r} 1010 \quad 1010 \\ \hline \end{array}$$

↓ It is greater than 9

It is greater than 9  
So add 0110 in it

$$= 0001 \ 0001 \ 0000$$

$$\begin{array}{r} \downarrow \quad \downarrow \quad \downarrow \\ 1 \quad 1 \quad 0 \end{array}$$

$$= 110$$

0001 0001 0000 is the correct answer

## Binary Arithmetic

### Binary Addition

rules	$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$	$\begin{array}{r} 0 \\ + 1 \\ \hline 1 \end{array}$	$\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array}$	$\begin{array}{r} 1 \\ + 1 \\ \hline 10 \\ \downarrow \\ \text{Carry Bit} \end{array}$
-------	---	---	---	--

$$\begin{array}{r} 1010 \\ + 0111 \\ \hline 10001 \end{array}$$

### Binary Subtraction

$$\begin{array}{r} 0 \quad 1 \quad 1 \\ - 0 \quad - 0 \quad - 1 \\ \hline 0 \quad 1 \quad 0 \end{array}$$

$$\begin{array}{r} 1010 \\ - 0111 \\ \hline 0011 \end{array}$$

$$\begin{array}{r} 1010 \\ - 0111 \\ \hline 0011 \end{array}$$

$$\begin{array}{r} 55 \\ 55 \\ \hline 110 \end{array}$$

$$\begin{array}{r} 0110 \\ 0111 \\ \hline 0011 \end{array}$$

$$84.1$$

$$1010$$

$$0111$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

$$0011$$

### ③ Binary Multiplication

$$\begin{array}{r}
 101 \\
 \times 11 \\
 \hline
 101 \\
 +101 \times \\
 \hline
 111
 \end{array}$$

$$\begin{aligned}
 1 \times 1 &= 1 \\
 1 \times 0 &= 0 \\
 0 \times 1 &= 0 \\
 0 \times 0 &= 0
 \end{aligned}$$

$$\begin{array}{r}
 \text{Binary Division} \\
 11 \\
 \overline{)1100} \\
 -100 \\
 \hline
 100 \\
 -100 \\
 \hline
 XX
 \end{array}$$

### 1's Complement and 2's Complement

#### 1's Complement Subtraction

##### 1's Complement

~~flip~~  
Binary no.  $\rightarrow (7)_{10} = (0111)_2$

1's Complement  $\rightarrow \boxed{1000}$  1's Complement

1's Complement of a binary no is obtained by flipping all bits.

$$\begin{array}{r}
 7 \rightarrow 0111 \rightarrow 1000 \\
 2's \text{ Complement} \rightarrow 7 \rightarrow (0111) \rightarrow 1000 \\
 \hline
 1001
 \end{array}$$

Signed / magnitude refer.

positive  $\rightarrow 0$   
-ve  $\rightarrow 1$

Sign		number	binary	
0	0	0111	1000	$7 \rightarrow 0111 \rightarrow 1000$
1	0	-1	1000	$7 \rightarrow 1000$
1	1	-1	1001	$7 \rightarrow 1001$
0	1	1	1000	$7 \rightarrow 1000$
1	1	1	1001	$7 \rightarrow 1001$
				This is for changing binary to decimal $(100101)_{10} (-5)$ base -ve 5
				$00101 (5)$
				$\rightarrow 101$
				$= 1010 < 1's \text{ Complement}$
				in -ve first bit must change

Addition of +ve and -ve number when +ve is greater

### 1's Complement Subtraction

$$\text{Ex} \rightarrow (1100)_2 - (1010)_2$$

$$\begin{array}{r} 12 \\ - 10 \\ \hline 2 \end{array}$$

Step 1  
1's complement of 1010  
 $\begin{array}{r} 1100 \\ + 0101 \\ \hline 10001 \end{array}$

- (1) take ones complement of II no.
- (2) add

Step 2

$$\begin{array}{r} 1100 \\ + 0101 \\ \hline \text{Carry} \rightarrow 10001 \\ + 1 \\ \hline \text{result} \rightarrow 010 = 2 \end{array}$$

- (1) check Carry
- 1 is Carry than add 1 to the result
- no Carry result is -ve and in 1's complement

when -ve number is greater

$$\text{Ex} \rightarrow (1010)_2 - (1100)_2$$

Step 1  $\Rightarrow 0011$

Step 2  $\Rightarrow \begin{array}{r} 1010 \\ + 0011 \\ \hline 1101 \end{array}$

1101 is complement  
There is no carry  
so this result is -ve and in 1's complement  
 $= -0010$  Binary number  
 $= -2$

### 1's Complement addition

$$\text{Ex} \rightarrow 40 + 9$$

$$(101000) + (1001)$$

$$\text{Ex} \rightarrow -0110 \text{ and } -0111$$

Solution

$$\begin{array}{r} 0110 \\ - 0111 \\ \hline 1001 \end{array}$$

(113 complement)  
(113 complement)

$$\begin{array}{r} 110001 \\ - 110000 \\ \hline 110001 \\ \downarrow \\ 1 \text{ (Carry)} \\ \hline 10010 \end{array}$$

1's complement of 0010 is 1101 and the sign bit is 1  
hence the required sum is -110

$$\text{Ex} \rightarrow 0110 \text{ and } 0111$$

$$\begin{array}{r} 0110 \\ - 0111 \\ \hline 1001 \end{array}$$

$$\begin{array}{r} 6 \\ 7 \\ 13 \\ - \\ 24 \\ 0110 \\ 0111 \\ \hline 1001 \end{array}$$

## 2's Complement Subtraction

[when +ve no is greater]

$$7 \rightarrow 0111$$

$$2 \rightarrow 0010$$

$$A - B = (0111)_2 - (0010)_2$$

$$0010$$

$$2^8 \rightarrow 1101$$

$$\begin{array}{r} +1 \\ \hline 1110 \end{array}$$

$$2^8$$

$$\begin{array}{r} \text{add} \quad 0111 \\ \quad + 1110 \\ \hline \boxed{1}0101 \end{array}$$

① Take 2's complement of no to be subtracted

② Perform addition

③ check if there is end carry(1) then discard it and you get the answer otherwise answer is negative take 2's complement again

$$\underline{\text{Ans}} = 0101 = 5$$

discarded carry and you get the answer

$$7 \rightarrow 0111$$

$$2 \rightarrow 0010$$

$$B - A = (0010)_2 - (0111)_2$$

$$0110$$

$$\begin{array}{r} 2^8 \rightarrow 1000 \\ \quad +1 \\ \hline 1001 \end{array}$$

$$2^8$$

[when -ve number is greater]

$$\begin{array}{r} \text{add} \quad 0010 \\ \quad + 1001 \\ \hline 1011 \end{array}$$

take 2's complement again

$$\begin{array}{r} 0100 \\ +1 \\ \hline \end{array}$$

$$\begin{array}{r} 0101 \\ \hline \end{array}$$

$$\underline{\text{Ans}} = 0101$$

$$= -5$$

## 9's and 10's Complement

Understanding how to do 9's and 10's complement of a Decimal Number

⇒ Have to find the 9's complement.  
⇒ Subtract each digit of a decimal number from 9

Ex  
Q) Find the 9's complement of 78  
Sol

$$\begin{array}{r} 99 \\ - 78 \\ \hline 21 \end{array} \quad 21 = 9's \text{ complement of } 78$$

⇒ Have to find the 10's complement  
⇒ add 1 to the 9's complement of the given number.

Ex  
Q) Find the 10's complement of 78  
Sol

$$\begin{array}{r} 99 \\ - 78 \\ \hline 21 \end{array} \quad 21 = 9's \text{ complement of } 78$$

To find 10's complement add 1 into the 9's complement

$$\begin{array}{r} 21 \\ + 1 \\ \hline 22 \end{array} \quad 22 = 10's \text{ complement of } 78$$

### Subtraction Using 9's Complement

Case 1:  $1234 - 1000$

a's

$$10^n - 1$$

$n = \text{no. of digits}$

$$\begin{array}{r} 1234 \\ + 8888 \\ \hline 234 \end{array}$$

Case 2:  $1234 - 2000$

a's

$$\begin{array}{r} 1234 \\ + 7999 \\ \hline 9233 \end{array}$$

$$\begin{array}{r} 9233 \\ - 0766 \\ \hline 8467 \end{array}$$

### Floating point Numbers - Representation

Small fraction -

$$0.0000976 \quad 97600000$$

$$9.76 \times 10^{-5} \quad 9.76 \times 10^7$$

General Structure

- 1) Sign
- 2) Mantissa
- 3) Exponent

2 - Binary  
10 - Decimal

Represent in floating point format:

$$\Rightarrow 111011110010$$

$$1.11011110010 \times 2^6$$

1) Sign = 0

2) Mantissa = 11011110010

3) Exponent = 110

$$\boxed{\phantom{0}} \boxed{\phantom{0}}$$

6 = 110 in binary

IEEE

### IEEE Standards of floating point Representation

Single Precision - 32 bit

Double Precision - 64 bit

### Subtraction by 10's Complement

Case 1

$$(215)_{10} - (155)_{10}$$

$$\checkmark 9's + 1 = 10's$$

$$\begin{array}{r} 999 \\ 155 \\ \hline 844 \end{array}$$

$$\begin{array}{r} 844 \\ + 1 \\ \hline 845 \end{array}$$

$$\begin{array}{r} 215 \\ 845 \\ \hline 1060 \end{array}$$

$$= 60 \text{ Ans}$$

$$\begin{array}{r} 155 - 215 \\ \hline 10's \end{array}$$

$$\begin{array}{r} 155 \\ 785 \\ \hline 784 \end{array}$$

$$\begin{array}{r} 784 \\ + 1 \\ \hline 785 \end{array}$$

$$\begin{array}{r} 215 \\ 785 \\ \hline 490 \end{array}$$

$$\begin{array}{r} 999 \\ 215 \\ \hline 784 \end{array}$$

$$\begin{array}{r} 784 \\ + 1 \\ \hline 785 \end{array}$$

$$\begin{array}{r} 215 \\ 785 \\ \hline 490 \end{array}$$

$$\begin{array}{r} 999 \\ 490 \\ \hline 509 \end{array}$$

$$\begin{array}{r} 509 \\ + 1 \\ \hline 510 \end{array}$$

$$\begin{array}{r} 215 \\ 510 \\ \hline 490 \end{array}$$

$$\begin{array}{r} 999 \\ 490 \\ \hline 509 \end{array}$$

$$\begin{array}{r} 509 \\ + 1 \\ \hline 510 \end{array}$$

Single Precision

Floating pt. No.  $\rightarrow \pm M \times B^{\pm E}$

Single Precision

S	E'	M	0
---	----	---	---

Sign 8 bit Signed Exp. 23 bit Mantissa  
 $\begin{array}{l} \text{to} \\ \text{from} \end{array}$  in excess -127  
 $\begin{array}{l} \text{Rep.} \\ \text{Rep.} \end{array}$

(a) Represent the floating point in the IEEE Standard for given no:  $1.00010100 \times 2^{-10}$

31	30	23 22	0
0	01110101	00010100 ... 00	0

$$\Rightarrow 1.00010100 \times 2^{-10}$$

$$S = 0$$

$$M = 00010100$$

$$E' = E + \text{bias} = -10 + 127 = 117 \Leftrightarrow (111010)_2$$

Double Precision - 64 bit

63	62	52 51	M
----	----	-------	---

0 + 4-bit Excess - 1023 52-bit Mantissa  
 1 - 8-bit Exp. Mantissa

$\Leftrightarrow$  Represent  $1460.125_{10}$  in single & double precision format.

$$1460.125_{10} \Leftrightarrow (1011010100.001)_2$$

Normalize the no.

$$1.011010100001 \times 2^{10}$$

Single Precision

31	30	E'	23 22	M	0
	10001001	0110110100001 ... 00	0		0

$$S=0, M=0110110100001, E'=E+\text{bias} = 10+1023 = 1137_{10} \Leftrightarrow 10001001_2$$

Double Precision

63	62	-11-bit $\rightarrow$ 52 51	-M-
0	100000001001	0110110100001 ... 00	0

$$S=0, M=0110110100001, E'=E+\text{bias} = 10+1023 = 1030_{10} \Leftrightarrow 100000001001_2$$

Q) what is Hamming Code

A) Hamming Code is an error correction system that can detect and correct errors when data is stored or transmitted. It requires adding additional parity bits with the data. It is commonly used in error correction code (ECC) RAM. It's named after its inventor Richard W. Hamming.

Hamming Code can correct single-bit errors and detect the presence of two-bit errors in a data block.

The amount of parity data added to Hamming Code is given by the formula  $2^p \geq d + p + 1$ , where  $p$  is the number of parity bits and  $d$  is the number of data bits.

Q) what is alphanumeric codes.

A) Earlier computers were used only for the purpose of calculations i.e. they were only used as a calculating device. But now computers are not just used for numeric representations; they are also used to represent information such as names, addresses, item descriptions etc. Such information is represented using letters and symbols. Computer is a digital system and can only deal with 1's and

0's, so to deal with letters and symbols they use alphanumeric codes.

BCD Arithmetic  $\Rightarrow$  In computing and electronic systems, binary-coded decimal (BCD) is a class of binary encodings of decimal numbers where each digit is represented by a fixed number of bits, usually four or eight.

Sometimes, special bit patterns are used for a sign or other indications


### Half Adder

A Half adder is a type of adder, an electronic circuit that performs the addition of numbers. The half adder is able to add two single binary digits and provide the output plus a carry value. It has two inputs, called A and B, and two outputs S (sum) and C (carry).

The adder works by combining the operations of basic logic gates, with the simplest form using only a XOR and an AND gate. This can also be converted into a circuit that only has AND, OR

and NOT gates. This is especially useful since these three simpler logic gate ICs (like 7408) are more common and available than the XOR IC through this might result in a bigger circuit since three different chips are used instead of just one.

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$\text{XOR} \Rightarrow A\bar{B} + \bar{A}\cdot B$$


### Full Adder

The Half adder is used to add only two numbers. To overcome this problem, the full adder was developed. The full adder is used to add three 1-bit binary numbers A, B, and carry C. The full adder has three input states and two output states i.e., sum and carry.

Block diagram



A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



The above block diagram describes the construction of the full adder circuit. In the above circuit, there are two half adder circuits that are combined using the OR gate. The first half adder has two single-bit binary inputs A and B. As we know that, the half adder produces two outputs, i.e., sum and carry. The 'sum' output of the first adder will be the first input of the second half adder, and the 'carry' output of the first adder will be the second input of the second half adder.

~~Cin is the third input to the second input of the second half adder. The second half adder will again provide 'sum' and 'carry'. The final outcome of the full adder circuit is the 'sum' bit. In order to find the final output of the 'carry', we provide the 'carry' output of the first and second adder into the OR gate. The outcome of the OR gate will be the final carry out of the full adder circuit.~~

Q How alphanumeric representation is done in computer?  
 Ans Computer programmers can use a series of 0's and 1's to represent any character they wish. For example, in binary, the letter 'A' would be written as 0100001. Another way computer programmers represent alphanumeric characters is to use ASCII. ASCII stands for American Standard Code for Information Interchange.

## Unit-II

# Register Transfer language

Microoperations  $\rightarrow$  operations executed on data stored in registers are called micro-operations.

A microoperation is an elementary operation performed on information stored in one or more registers. Result of operation may replace the previous binary information of a register or may be transferred to another register.


e.g. of micro-operations are shift, count, clear and load.

Register Transfer Language The symbolic notation used to describe the micro-operation transfers among registers is called a register transfer language.


It is convenient tool for describing the internal organisation of digital computers in a concise & precise manner. It can also be used to facilitate the design process of digital systems.

# Register transfer  $\rightarrow$  Is defined as the transfer of information between registers with the help of common bus.

(a) Register R





(b) Showing Individual bits



Right shift

(c) Numbering of bits  $\rightarrow$  Divided into two parts



Information transfer from one register to another is designated in symbolic form by means of replacement operator.

$$R_2 \leftarrow R_1$$

Under a predetermined control condition

$$\text{eg} \rightarrow \text{if } (P=1) \text{ then } (R_2 \leftarrow R_1)$$

$$\text{Symbol} \rightarrow [P: R_2 \leftarrow R_1]$$

Symbol	Description
Letters (and numerals)	Denotes a register
Parentheses ( )	Denotes a list of registers PC(0-7), PC(1)
Arrow $\leftarrow$	" a transfer of information
Comma ,	separates two micro-operations $R_2 \leftarrow R_1, R_3 \leftarrow R_1$

### Arithmetic Micro-operations

The basic arithmetic operations are addition, subtraction, complement, increment and decrement.

Some symbolic representation of arithmetic microoperations is

operation

Contents of  $R_1$  plus  $R_2$  transferred to  $R_3$

Contents of  $R_1$  minus  $R_2$  transferred to  $R_3$

1's Complement of the Contents of  $R_2$

2's Complement of Contents of  $R_2$

Increment

Decrement

$$R_3 \leftarrow R_1 + R_2$$

$$R_3 \leftarrow R_1 - R_2$$

$$R_2 \leftarrow \bar{R}_2$$

$$R_2 \leftarrow \bar{R}_2 + 1$$

$$A \leftarrow A + 1$$

$$B \leftarrow B - 1$$

Multiplication and division are valid operation but it is not the basic micro-operation.

### U-bit binary Adder / binary Adder


$$A \quad 1101 \quad A \rightarrow \quad 1101$$

$$B \quad 1011 \quad B \rightarrow \quad 1011$$


$$B_3 \quad B_2 \quad B_1 \quad B_0$$

$$1 \quad 1 \quad 0 \quad 0 \quad 0$$

$$S_4 \quad S_3 \quad S_2 \quad S_1 \quad S_0$$



The digital circuit that generates the arithmetic addition of two binary numbers of any length is called binary adder. Also, the digital circuit that performs the addition of two binary bits and a previous carry is called a full-adder.



An n-bit binary adder requires n-full-adders, where in data bits for the A' inputs come from one register (say R<sub>1</sub>) and the In data bits for the B inputs come from another register (say R<sub>2</sub>) and the result can be stored into any of these two registers (R<sub>1</sub> or R<sub>2</sub>) replacing its previous value.

7.12] Binary - Adder Subtractor [Ans as it stood in the third page] The subtraction of binary numbers can be done most conveniently by means of complements.


A - B can be done by taking the 1's complement of B and adding it to A.

The 1's complement can be obtained by taking the 1's complement and adding one to the least significant pair of bits.

The 1's complement can be implemented with inverters and a one can be added to the sum through the input carry.

adder - subtractor with Ex-OR and full-adder

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0



mode I/p m controls the operation  
m=0 the circuit is an adder

m=1 the circuit becomes a subtractor

Each Ex-or gate receives I/p m and one of the I/p of B

when m=0, we have  $B \oplus 0 = B$ , the full adder receive the value of B, the input carry is 0, and the circuit performs A Plus B

when m=1, we have  $B \oplus 1 = B'$  and  $C_0 = 1$ . The B inputs are all complemented and A1 is added through the input carry. The circuit performs the operation A Plus the 1's complement of B.

## Binary Incrementator


The increment microoperation adds one to a number in a register.

0110 after incremented 0111

This microoperation is easily implemented with a binary counter.

This can be done with a combinational circuit independent of a particular register.

This can be accomplished by means of half adders connected in cascade.



A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub> → no. to  
be incremented  
S<sub>3</sub> S<sub>2</sub> S<sub>1</sub> S<sub>0</sub> → output

The off carry C<sub>4</sub> will be 1 only after incrementing binary 1111. This also cause off. So through S<sub>3</sub> to go to 0.

## Logic Micro-operations

A group of bits called strings is stored in the register, the logic micro operation consider each bit of register as compared to the arithmetic micro-operation where we take whole content of register to perform arithmetic operation.

Symbol for AND gate  $C \leftarrow A \wedge B$   
OR gate  $C \leftarrow A \vee B$

Logical micro-operation are those microoperations that are used to perform logical operations such as AND, OR, NOT, etc.

The micro-operation which perform operation such as AND, OR, NOT, XOR, etc. on individual pairs of bits stored in registers are said to be logic microoperations.

The XOR (exclusive OR) operation between the content of two registers  $R_1$  and  $R_2$  can be represented as:

$$P: R_1 \leftarrow R_1 \oplus R_2$$

Symbol  $\oplus$  represent the XOR operation. Also, special symbols are used for logic microoperations OR, AND and Complement operations.

▷ list of logic micro-operations

### Sixteen logic Microoperations

Boolean Function	Logic microoperations	meaning
$F_0 = 0$	$F \leftarrow 0$	clear
$F_1 = xy$	$F \leftarrow A \cdot B$	AND
$F_2 = xy'$	$F \leftarrow A \cdot \bar{B}$	
$F_3 = x$	$F \leftarrow A$	Transfer A
$F_4 = x'y$	$F \leftarrow \bar{A} \cdot B$	
$F_5 = y$	$F \leftarrow B$	Transfer B
$F_6 = yx' + y'x$	$F \leftarrow A \oplus B$	Exclusive-OR
$F_7 = x + y$	$F \leftarrow A \vee B$	OR
$F_8 = (x' + y)'$	$F \leftarrow (\bar{A} \vee \bar{B})'$	NOR
$F_9 = \cancel{x \cdot y} + x \cdot y$	$F \leftarrow$	
$F_{10} = 0$	$F \leftarrow \bar{B}$	Complement B
$F_{11} = x + y'$	$F \leftarrow A \vee \bar{B}$	
$F_{12} = x'$	$F \leftarrow \bar{A}$	Complement A
$F_{13} = \cancel{x \cdot y'} + x \cdot y'$	$F \leftarrow \bar{A} \vee B$	
$F_{14} = \cancel{(x' + y)} + (x' + y)$	$F \leftarrow \bar{A} \cdot \bar{B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{All } 1's$	Set all to 1's

$$x' + y' = (xy)' \quad [\text{de Morgan's theorem for according}]$$

x	y	$F_0$	$F_1$	$F_2$	$F_3$	$F_4$	$F_5$	$F_6$	$F_7$	$F_8$
0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	1	1
1	0	0	0	1	1	1	1	1	1	1

x	y	$F_9$	$F_{10}$	$F_{11}$	$F_{12}$	$F_{13}$	$F_{14}$	$F_{15}$
0	0	0	0	1	1	1	1	1
0	1	0	0	0	0	1	1	1
1	0	0	1	0	1	0	1	1

$$F_0 = 0000 = 0$$

$$F_1 = 0001 = xy$$

$$F_2 = 0010 = x \cdot y'$$

$$F_3 = 0011 = xy' + x'y = x$$

$$F_4 = x \cdot y = 0101$$

$$F_5 = 0101 = x'y + xy = y \cdot 1$$

$$F_6 = x' \cdot y + x \cdot y'$$

$$F_7 = \begin{array}{|c|c|c|} \hline & y & \\ \hline x & 0 & 1 \\ \hline 1 & 1 & 0 \\ \hline \end{array} \quad x + y$$

$$F_8 = 1000 = x' \cdot y' = (x+y)' \quad F_9 = x' \cdot y' + x \cdot y$$

$$F_{10} = x' \cdot y' + x \cdot y' = (x'+x)y' = y \cdot 1$$

$$F_{11} = \begin{array}{|c|c|c|} \hline & x & y \\ \hline x & 0 & 1 \\ \hline 1 & 1 & 1 \\ \hline \end{array} \quad x + y$$

$$F_{12} = x' \cdot y' + x \cdot y = x \cdot 1$$

$$F_{13} = \begin{array}{|c|c|c|} \hline & x & y \\ \hline x & 0 & 1 \\ \hline 1 & 1 & 0 \\ \hline \end{array} \quad x' + y$$

$$F_{14} = \begin{array}{|c|c|c|} \hline & x & y \\ \hline x & 0 & 1 \\ \hline 1 & 0 & 1 \\ \hline \end{array} \quad x' + y'$$


$$F_{15} = 1$$

## Arithmetic logic shift Unit

Arithmetic logic shift Unit (ALU) is a part of Arithmetic logic Unit of a Computer System. It is a digital circuit that performs arithmetic calculations, logical and shift operations. Instead of having individual registers performing the micro-operations directly, computer system employ a number of storage registers connected to a common operational unit called an arithmetic logic unit, abbreviated ALU. ALU consists of arithmetic, logical and shift circuits. In each stage, the circuit can perform 8 arithmetic operations, 16 logical operations and 2 shift operations.

### Characteristics of the ALU

- 1> Arithmetic logic shift Unit in digital circuit performs all the logical and arithmetic operations.
- 2> The operations like addition, subtraction, multiplication and division are referred as arithmetic operations.
- 3> The logical operations refer to operations on numbers and special character operations.



Provides a Selection Variable for the arithmetic operation.

#### Functions of the ALSU

A particular micro-operation is selected with inputs  $S_1$  and  $S_0$ . A  $4 \times 1$  multiplexer at the output chooses between an arithmetic output in  $E_j$  and a logic output in  $H_j$ . The data in the multiplexer are selected with inputs  $S_3$  and  $S_2$ . The other two data inputs to the multiplexer receive inputs  $A_{j-1}$  for the shift-right operation and  $A_{j+1}$  for the shift-left operation.

The circuit must be repeated  $n$  times for an  $n$ -bit ALU. The output carry  $C_{j+1}$  of a given arithmetic stage must be connected to the input carry  $C_j$  of the next stage in sequence. The input carry to the first stage is the input carry  $C_{in}$ , which

## Shift Micro-operation

Shift micro-operation transfer binary bits b/w the register serially. This shift operation is also used to perform binary multiplication & binary division.


Register can be shift to left or to right. There are no conventional symbol for shift operation. The shift micro-operation are represented by Shl & Shr to shift the content to left & to right.

The one bit shift is represented by symbolic representation & is given in form of a statement.

$$A \leftarrow \text{Shl } B \quad - (1)$$

$$C \leftarrow \text{Shr } A \quad - (2)$$

The first statement specifies as one bit shift to the left of register B & second statement specifies one bit shift to the right of register A.




logical — left  
right

circular — 1  
right


Arithmetic

## ▷ logical Shift



### left shift


It is the easiest to perform as the bits are simply to the right or to the left. If it is shift-left, a 0 bit is transferred at the right most position, through serial input and the left most bits.




### Right shift

Similarly, if it is shift-right, the right most bit is lost and a 0 bit is added at the left most place. The above statements specify a 1-bit shift to the left of the content of register A and a 1-bit to the right of the content of register R respectively.

## ▷ Circular Shift




### Circular left shift



### A <= Shr A, A1 <= An

also known as rotate operation it simply rotates the bits of the register around the two end. No bit is added or lost. If it is left circular shift, the bits are shifted in left direction and the rightmost bit takes the left most bit position.



similarly, if it is eight circular shift, the bits ~~are~~ shift in right direction and the left most bit takes the right most bit position.

### 3) Arithmetic shift

This micro-operation shifts a signed binary number to the left or to the right position. In an arithmetic shift - left, it multiplies a signed binary number by 2 and In an arithmetic shift - right, it divides the number by 2

## 7.7 Bus & Memory Transfers

A digital Computer has many registers and rather than connecting wires between all register to transfer information between them, a common bus is used.

Bus is a path over which information is transferred from any of several sources to any of several destinations

From a register to Bus:  $\text{Bus} \leftarrow R$

The transfer from bus to register:  $R_i \leftarrow \text{Bus}$

The Content of selected register is placed on the Bus and the Content of the bus is loaded into register  $R_i$  by activating its load control input.

### ① Data Bus:

The most common bus is the data bus. A data bus carries data.

- It is an electrical path that connects the CPU, memory, Input/output devices & secondary storage devices.
- The Bus contain parallel group of lines.
- The number of lines in bus affects the speed at which the data travels b/w different components.

### ① Address Bus

- An address bus carries address information. It is a set of wires similar to the data bus but it only connects CPU & memory.
- whenever the processor needs data from the memory. It places the address of data on the address bus.
  - The address is carried to the memory where the data from the requested address is fetched & placed on the data bus the data bus carries to CPU.

### ② Control Bus

The control bus carries control information from the control unit to the other units.

- The control information is used for directing the activities of all units.
- The control unit controls the functioning of other units eg: input/output devices, secondary storage etc.

### Three state bus buffer


⇒ Bus system → address line  
→ Data line  
→ Control line

⇒ A bus can be constructed in 2 ways

- using multiplexer
- using three state bus buffers.

### Three state bus buffers

It is a useful device that allows us to control when current passes through a device & when it does not.





- At a time a bus can write once but can read many data.
- As many devices are connected to bus to make the task easier three state bus buffer is used.

#### Three State Bus Buffer

A bus system can be developed with three-state gates instead of multiplexers. A three-state gate is a digital circuit that exhibits three states. Two of the states are signals equivalent to logic 1 and 0 and the third state is a high-impedance state. It acts like an open circuit i.e. the output is disconnected and does not have a logic significance. The graphic symbol of a three state buffer is shown in fig 7.5.

If we apply logic level 1 to Enable input, the input present at input end is allowed to pass to output, else it is not allowed.

whenever  $E=0$ , Input is not allowed to pass and buffer is said to be in High Impedance state.




Note that only three-state gates is in active state at any given time and the other three-state buffers remain in the high-impedance state, depend upon the value of the selection lines  $S_0$  &  $S_1$ .

The above fig can be extended to include all the four lines of the bus. We shall require four buffers for each register. The 0<sup>th</sup> output of the decoder will be connected to all the four buffers of register A; the 1<sup>st</sup> output of the decoder will be connected to all the four buffers of register B; the 2<sup>nd</sup> output of the decoder will be connected to all the four buffers of register C and 3<sup>rd</sup> output of the decoder will be connected to all four buffers of the register D.

7.2

## Memory Transfer

When the information is transferred from memory word, it is called a read operation and when the information is stored into a memory word it is called write operation. In both the operations the memory word is specified by an address. This memory word is designated by the symbol M. Consider a memory unit that has single address register AR. MBR is the single memory buffer register used to transfer data in or out of the memory. Read and write are two memory operations.



Memory Unit that Communicates with the External Registers

Consider a memory unit that receives the address from the register AR, called address register and the data is to be transferred into register DR, called data register. The read operation can be:

Read :  $DR \leftarrow M[AR]$

Read :  $DR \leftarrow M[AR]$

The above statement causes the information from the memory word M selected by the address AR to be transferred into the destination register DR.

The information is to be transferred from register R<sub>1</sub> into the memory word M at location given by address register AR. The operation can be stated as :

Write :  $M[AR] \leftarrow R_1$

### UNIT → III

## Instruction Codes

→ Group of bits that tell the computer what to do basically.

format → 

opcode		Address
--------	--	---------

 → Tells the address of the operand on which the operation is going performed.

opcode → operation ADD, SUB, MUL

of the operand on which the operation is going performed.

operand → A, B, C, R<sub>1</sub>, R<sub>2</sub>

word → 1024 bits = 2<sup>10</sup> →

Format → 16 bits → 12 bits = address  
→ 4 bits = opcode

→ Immediate operand

→ Direct addressing (0)

→ Indirect addressing (1)

### Immediate operand

→ 

opcode		operand
--------	--	---------

 (address acts as a operand)

### Direct addressing


→ 

0		ADD		400
---	--	-----	--	-----

 → instruction format

eff. 400 address

### Indirect addressing



Addressing mode → addressing mode is basically a technique used for determining the operand that associates with any given instruction. A multiprocessor mainly functions to execute all the instructions in a group (that their memory share) in order to conduct any specified task.

out of all the addressing modes, the direct and indirect modes help in specifying the way in which we can access the data and info from a given memory. There exists a major difference between direct and indirect addressing modes.

In the case of a direct mode, the given address field directly refers to the memory location where we have stored the data. Contrary to this, the address field in an indirect mode first refers to the register. After that, it directs to the intended memory location.

### Direct Mode

The direct addressing mode contains the concerned operand in the instruction code's address field.

It requires no memory references for accessing the data.

### Indirect Mode

In the case of an indirect addressing mode, the operand's address stays in the address field of any instruction.

It requires multiple memory references for searching an operand.

### IV unit relative addressing mode

Relative addressing is the technique of addressing instructions and data areas by designating their location in relation to the location counter or to some symbolic location.

### What is a Computer Instruction?

Computer instructions are a set of machine language instructions that a particular processor understands and executes. A computer performs tasks on the basis of the instruction provided.

An instruction comprises of groups called fields. These fields include:

- The operation code (opcode) field which specifies the operation to be performed.
- The Address field which contains the location of the operand, i.e. register or memory location.
- The mode field which specifies how the operand will be located.

Mode	opcode	operand/address of operand
------	--------	----------------------------

The basic computer has 16-bit instruction register (IR) which can denote either memory reference or register reference or input-output instruction.

1. Memory Reference  $\Rightarrow$  These instructions refer to memory address as an operand. The other operand is always accumulator. Specifies 12-bit address, 3-bit opcode and 1-bit addressing mode for

### IR → Instruction Register

direct and indirect addressing.

15	14	12-11	0
1	decode	Memory address	0

Example

IR register contain =  $0001xxxxxx\text{---}xxx$   
 i.e. ADD after fetching and decoding of instruction  
 we find out that it is a memory reference  
 instruction

$$\text{Hence, DR} \leftarrow M[4R]$$

$$AC \leftarrow AC + DR, SC \leftarrow 0$$

⇒ Register Reference ⇒ These instructions perform operations on registers rather than memory addresses. The IR(14-12) is 111 (differentiates it from memory reference) and IR(15) is 0 (differentiate it from input/output instructions). The rest 12 bits specify register operation.

15	14	12-11	0
0	111	REGISTER OPERATION	0

Example

IR register contain =  $0110010000000000$   
 i.e. CMA after fetch and decode cycle we find out  
 that it is a register reference instruction for  
 complement accumulator.

$$\text{Hence, } AC \leftarrow 2AC$$

⇒ Input/output → These instructions are for communication between computer and outside environment. The IR(14-12) is 111 (differentiates it from memory reference) and IR(15) is 1 (differentiates it from register reference instructions). The rest 12 bits specify I/O operation.

15	14	12-11	0
1	111	Input/output operation	0

Example

IR register contains =  $1111000000000000$ , i.e INP  
 after fetch and decode cycle we find out that it is  
 an input/output instruction for inputting character.  
 Hence, INPUT character from peripheral device.

⇒ what is an instruction code and its parts.  
 ⇒ An instruction code is a group of bits that instruct the computer to perform a specific operation. The operation code of an instruction is a group of bits that define operations such as addition, subtraction, Shift, Complement.

It consists of three parts called fields, which include the mode field defines how the location of the operand can be found by the computer.

The operation code field or Opcode specifies the operation, such as addition, subtraction, shift, and complement, to be performed.

In general, each instruction code is 16-bit and consists of three parts called field, which include the mode, the opcode, and the address.

### Instruction cycle

An instruction cycle, also known as fetch-decode-execute cycle is the basic operational process of a computer. This process is repeated continuously by CPU from boot up to shut down of computer.

Following are the steps that occur during an instruction cycle:

#### 1. Fetch the instruction

The instruction is fetched from memory address that is stored in PC (Program Counter) and stored in the instruction register IR. At the end of the fetch operation, PC is incremented by 1 and it then points to the next instruction to be executed.

#### 2. Decode the instruction

The instruction in the IR is executed by the decoder.

#### 3. Read the effective address

If the instruction has an indirect address, the effective address is read from the memory otherwise operands are directly read in case of immediate operand instruction.

### w) Execute the instruction

The Control Unit passes the information in the form of Control Signals to the functional unit of CPU. The result generated is stored in main memory or sent to an output device.


The cycle is then repeated by fetching the next instruction. Thus in this way the instruction cycle is repeated continuously.

Decode: The Decode operation is used for interpreting the instructions means the instructions are decoded means the CPU will find out which operation is to be performed on the instructions.

### Instruction Cycle

A program stays in the memory unit of the computer and has a sequence of instructions. The program is executed by going through a cycle for each instruction. Each instruction cycle is now sub divided into a sequence of sub cycles of phases. In the basic computer each instruction cycle has the following parts:

- a) Fetch an instruction from the memory.
- b) Decode the instruction
- c) Read the effective address from memory if the instruction has an indirect address.
- d) Execute the instruction



Instruction cycle with interrupts

After the completion of Step 4, the control goes back to Step 1 to fetch, decode and execute the next instruction.

This process continues indefinitely unless a HALT instruction is encountered. In an improved instruction execution cycle, we can introduce a third cycle known as the interrupt cycle.

## Computer Registers

Registers are a type of computer memory used to quickly accept, store, and transfer data and instructions that are being used immediately by the CPU. The registers used by the CPU are often termed as processor registers.

A processor register may hold an instruction, a storage address, or any data (such as bit sequence or individual characters).


The computer needs processor registers for manipulating data and a register for holding a memory address. The register holding the memory location is used to calculate the address of the next instruction after the execution of the current instruction is completed.

Some of the most common registers used in a basic computer:

Register	Symbol	Number of bit	Function
Data register	DR	16	Hold memory operand
Address register	AR	12	Holds address for the memory

Accumulator	AC	16	Processor register
Instruction register	IR	16	Holds instruction code
Program Counter	PC	12	Holds address of the instruction
Temporary register	TR	16	Holds temporary data
Input Register	INPR	8	Carries input character
Output register	OUTR	8	Carries output character


Register and memory configuration of a basic computer.



- The memory unit has a capacity of 4096 words, and each word contains 16 bits.
- The Data Register (DR) contains 16 bits which hold the operand read from the memory location.
- The memory Address Register (MAR) contains 12 bits which hold the address for the memory location.
- The Program Counter (PC) also contains 12 bits which tell the address of the next instruction to be read from memory after the current instruction is executed.
- The Accumulator (AC) register is a general purpose processing register.
- The instruction read from memory is placed in the Instruction register (IR).
- The Temporary Register (TR) is used for holding the temporary data during the processing.
- The Input Registers (IR) holds the input characters given by the user.
- The Output Registers (OP) holds the output after processing the input data.

## Common Bus System

We shall study the common bus system of a very basic computer in this article. A basic computer has 8 registers, memory unit and a control unit. The diagram of the common bus system is as shown below.



### Connections:

The outputs of all the registers except the OUTR (output register) are connected to the common bus. The output selected depends upon the binary value of variable  $S_2, S_1$  and so. The lines from common bus are connected to the inputs of the registers and memory. A register receives the information from the bus when its LD (load) input is activated while in case of memory the write input must be enabled to receive the information. The contents of memory are placed onto the bus when its Read input is activated.

### Various Registers:

A register DR, AC, IR and TR have 16 bits and 2 registers AR and PC

# ~~Kel da Sada farso da mainda varpal gatba~~


## Unit $\Rightarrow$ IV

### 2. Central Processing Unit.

The part of the computer that performs the bulk of data processing operations is known as central processing unit (CPU). CPU is the brain of the computer. Although its main function lies in executing programs, it also controls input devices, output devices and other components of a computer. Under its control, program and data are stored in memory and displayed on the screen.

It is made up of three major parts as shown in the following figure 10.1:

- (a) Register Set
- (b) ALU (Arithmetic logic Unit)
- (c) CU (Control Unit)



Block diagram of CPU

Register set is used to store intermediate results obtained during the execution of instructions. ALU performs the arithmetic and logic micro-operations required for executing the instructions. Control unit instructs the ALU to perform the desired operation and supervises the transfer of information among different registers.

Q what is general register organisation

when we are using multiple general-purpose registers, instead of a single accumulator register in the CPV organization then this type of organization is known as general register-based CPU organization. In this type of organization, the computer uses two or three address fields in their instruction format.

Q what is single accumulator organization?

Single accumulator organization, which names one of the general purpose registers as the accumulator and uses it to necessarily store one of the operands. This indicates that one of the operands is implied to be in the accumulator and it is enough if the other operand is specified along with the instruction.

Q what is stack organization in computer architecture?

The computers which use stack-based CPU organization are based on a data structure called a stack. The stack is a list of data words. It uses the Last in First out (LIFO) access method which is the most popular access method in most of the CPUs.

features of stack organization

## ② Reverse Polish notation

You are familiar with the arithmetical expression and their evaluation. Normally, our arithmetical expression is written as follows:

$$a + b - c * d / e$$

Note that the binary operations (i.e., +, -, \*, /) are placed between two operands as is expected. This notation of the arithmetic expressions where binary operations are placed between the operands is called infix notation. The BODMAS (Brackets, of, Division, Multiplication, Addition and Subtraction) rule is applicable as usual.

Though, infix notation is comprehensible and easily amenable to evaluation by humans, it is not as easy for the digital machines to do so as it. It is easier for a computer. The expression using digital system of the form of the expression is slightly modified. In one of the forms, the binary operators are placed at the end of the respective pair of operands. This notation is called Reverse Polish notation or Postfix notation. The BODMAS rule is equally applicable in this case also.

Thus, the  $a + b - c * d / e$  expression can be written in the postfix form as follows:

$$\begin{aligned} a + b - c * d / e &: * \text{ postfixed with operand } c \text{ and } d \\ a + b - c d * e &: / \text{ postfixed with operand } cd^* \text{ and } e \\ a b + c d * e &: + \text{ postfixed with operand } a \text{ and } b \\ a b + c d * e - &: - \text{ postfixed with operands } abcd^*e \end{aligned}$$

This is required postfix notation for the given expression.

The motivation behind converting an expression postfix notation is that expressions written in postfix notation are easy to evaluate using a stack.

Let us consider an expression  $x+y$ . The plus operation is placed in between the two operands  $x$  and  $y$ . Such a notation is known as infix notation. If the operator is placed before the operands as  $+xy$ , the notation is said to be prefix notation, also known as polish notation. If the operator is placed after the two operands as  $xy+$ , the notation is said to be postfix notation, also known as reverse polish notation as discussed above.

The three notations are:

$a+y$  infix notation

$+ny$  prefix or Polish notation

$ny+$  postfix or reverse Polish notation

How to convert infix expression into postfix expression

Here is a simple procedure to convert an expression from infix form into postfix form. Read through the expression and identify the operator with the highest precedence.

Take the operands of this operator and place it after the two operands in the expression. Treat the two operands and the operator as a single operand. New parentheses may be used to increase clarity however if used, they must be removed from the final expression.

Repeat the above steps until all the operators have been taken care of. This provides the postfix notation of the given infix expression.

For example, suppose that the input expression is  $a + b * c + d$ .

$a+b*c+d$

Scanning through the expression we find that  $*$  is the highest precedence operator with  $b$  and  $c$  as its operands. Thus, we prefix it to get the following expression  $a+(bc)*+d$

Scanning again we find the first  $+$  to be the next operation that must be postfixed. Its operands are  $a$  and  $(bc)*$ . Postfixing this operator gives the following expression.

$(a(bc)*)+d+$

Postfixing the last  $+$  operator with operands  $(a(bc)*)+$  and  $d$ , we get the following expression

$(a(bc)*+d)+$

Removing the parentheses, the final postfix expression is given below.

$abc*+d+$

Q Convert Postfix/Reverse Polish notation form into the Infix form

$$\Rightarrow bcd + * \quad a = c+d$$

$$ba *$$

$$b * a$$

$$b * (c+d)$$

$$\Rightarrow pqw / ca * + = \quad p/w = b$$

$$P bca * + = \quad c*a = d$$

$$P \underbrace{bd +}_{} =$$

$$P e = e$$

$$P = b + d$$

$$P = b + c*a$$

$$P = (p/w) + (c*a)$$

## ⇒ ADDRESSING MODE

For executing an instruction, data is required. This data may be present in the accumulator (AC) or stored in some location in the memory. There are various ways to specify the address of data or more precisely operands. These are known as addressing modes. The techniques for specifying the address of the operand are known as addressing modes. The address of an operand is known as effective address. Each instruction needs data on which it has to perform the specified operation. The operand (data) may be in accumulator, general purpose register or at some specified memory location. Thus, there are various ways of specifying the address of the data, known as addressing modes.

### Instruction cycle

- ⇒ Fetch the instruction from the memory
- (ii) Decode the instruction
- (iii) ~~Execution~~ Execute the instruction.

PC i.e. Program Counter keeps track of the instructions in the program stored in the memory. PC holds the address of the instruction to be executed next and is incremented each time an


instruction is fetched from the memory. The decoding determines the operation to be performed, the addressing mode of the instruction and the location of the operands. The computer then executes the instruction and returns to step 1 to fetch the next instruction in sequence.

opcode	MODE	address
--------	------	---------

Instruction format with mode field  
There are two addressing modes that need no address field at all. They are implied and immediate. Zero-address instructions in stack-organized computers are implied-mode instruction since the operands are implied to be on the top of the stack.


### ⇒ Direct or absolute addressing

In this mode of addressing, the instruction contains the address of the data in the memory. The operand will be present at some location in the memory and its address in memory is provided in the instruction itself. That is, the address field of the instruction contains the effective address.




### ⇒ Register Addressing mode

In register addressing mode, the operands are in registers that resides within the CPU i.e. the content of the register is the operand itself.




### ⇒ Register Indirect mode addressing

In register indirect addressing mode, the instruction specifies the register which contain the address of the operand in memory. The operand is present at some location in memory and its address is contained in a register. In the indirect addressing mode, the instruction specifies the address of this register. That is, the operand address is given indirectly by the instruction. Hence, this method is called register indirect addressing mode.



### ⇒ Immediate addressing

In this mode, the operand is specified in the instruction itself, i.e. in immediate addressing mode, instruction has an operand field rather than an address field. The operand field contains the actual operand. This mode is useful for initializing registers to a constant value.



### ⇒ Relative addressing mode

In relative addressing mode, the contents of program counter are added to the address field of instruction. The sum of these values then provides the effective address of the operand.

## Instruction Formats

The reference manuals provided with a computer system contain a description of its physical and logical structure. These manuals explain the internal construction of the CPU, including the processor register available and their logical capabilities. All hardware implemented instructions, their binary code format, and a precise definition of each instruction is very well described by these manuals. Given the fact that a computer has a variety of instruction code formats, it is the control unit within the CPU that interprets each instruction code and provides the necessary control functions needed to perform the instruction.

An instruction format defines the layout of bits of an instruction in terms of its constituent parts. It has already been explained that the bits of an instruction can be grouped into parts called field. An instruction is a command given to a computer to perform a specified operation on some given data and the format in which the instruction is specified is known as instruction format. In a computer, the instruction format usually consists of 3 fields.

- (a) operation code (Op Code) field: An operation code field that specifies the operation to be performed. It is known as op code field.
- (b) Address field: An address field that specifies the designates the register address or a memory address.
- (c) Mode field: A mode field that specifies the way the operands or the effective address is determined.

A computer can contain multiple instruction formats. It is the duty of the control unit of the CPU to determine the instruction format and send appropriate signals to various parts of the CPU.

### Instruction Types

Instructions to a CPU are of different kinds based on the number of operands they contain or require to operate on. These are as follows:

#### Three address instructions

In three address instruction, two operand addresses are specified and a third address is provided for storing the result. For example ADD R<sub>1</sub>, A, B leads to addition of operands at location A and B and the sum of the two operands are stored in Register R.

$$\begin{array}{ll} \text{ADD } R_1, A, B & R_1 \leftarrow M[A] + M[B] \\ \text{ADD } R_2, C, D & R_2 \leftarrow M[C] + M[D] \\ \text{MUL } X, R_1, R_2 & X \leftarrow R_1 * R_2 \end{array}$$

The symbol M[A] denotes the operand, at memory address symbolized by A. The advantage of the three address format is that in starting programs when evaluating arithmetic expressions.

#### Two Address Instruction

In this type of instruction addresses of the two operands are specified. The result of the operation is stored in one of the given operand addresses. For example, MOV R<sub>1</sub>, R<sub>2</sub> is an example of 2-address instruction, where R<sub>1</sub> and R<sub>2</sub> static addresses.

$$\begin{array}{ll} \text{MOV } R_1, A & R_1 \leftarrow M[A] \\ \text{ADD } R_1, B & R_1 \leftarrow R_1 + M[B] \\ \text{MOV } R_2, C & R_2 \leftarrow M[C] \\ \text{MUL } R_1, R_2 & R_1 \leftarrow R_1 * R_2 \end{array}$$

#### One address instruction

In this type of instruction, a single operand address is specified. The other operands lie in the accumulator and the result is also stored back in the accumulator. LDA A, STA A, ADD A and PUSH are some examples of 1-address instruction. One address instruction uses an accumulator (AC) system for all data manipulation.

$$\begin{array}{ll} \text{LOAD } A & AC \leftarrow M[A] \\ \text{ADD } B & AC \leftarrow AC + M[B] \\ \text{STORE } T & M[T] \leftarrow AC \\ \text{LOAD } C & AC \leftarrow M[C] \\ \text{ADD } D & AC \leftarrow AC + M[D] \\ \text{MULT } & AC \leftarrow AC * M[T] \\ \text{STORE } X & M[X] \leftarrow AC \end{array}$$

All operations we did between the AC register and a memory operand. T is the address of a temporary memory location required for storing intermediate result.

## Zero-address Register

zero-address type of instructions do not contain any operand or operand address. The operand addresses are implied. The instruction CLA is a 0-address instruction. CLA stands for clear an accumulator. Here, the instruction itself specifies that the operation "clear" is to be performed on the Accumulator.

To evaluate arithmetic expression for zero-address machine and the expression must be in reverse polish notation. Also, the instructions like ADD MUL do not require an operand field. It is simply pop-up the two top most operands from the stack, perform the operation and place the result on the top of the stack.

TOS  $\rightarrow$  Top of Stack

The reverse Polish notation of expression

$$\begin{aligned}x &= (A+B) * (C+D) \\&= A B + C D + *\end{aligned}$$

PUSH A

ADD

MUL

TOS  $\leftarrow A$

TOS  $\leftarrow A+B$

TOS  $\leftarrow (A+B) * (C+D)$