

Generic data acquisition control system stack for MTCA ADC hardware

Jure Krasna
Cosylab

Cosylab

World Leader in Control Systems for Science and
Proton Therapy

10 locations worldwide: USA, China, Korea, Japan, Ukraine,
Slovenia, Switzerland, Sweden, France, Russia (Siberia)

200+ people

150+ highly skilled developers and engineers
22 PhD holders from STEM fields

We offer **services** and **products** which require
expert knowledge


We develop **state-of-the-art hardware** and **software**



DAQ application experience

- Different applications:
 - Beam current monitor
 - Beam loss monitor
 - Beam profile monitor
 - LLRF
- Different DAQ vendors

Low Level RF



The question

Can we make the DAQ control system stack
generic?

Goals

Improve code reusability and reduce code needed to support a new device

Allow custom implementations and extension of functionality

Cover as many control system frameworks as possible

Reduce expertise needed to support new hardware


Support different HW vendors with similar FPGA chips and I/O specs

Micro TCA

- System developed on AMC523 from VadaTech
 - Using MRT523 and MZ523B
 - 125 MSPS, 12 CH AI, 2 CH AO



gDAQ Architecture



Configuration

- Configured using JSON
 - Affects all components in the stack

```
1  {
2      "deviceName" : "Vadatech AMC523",
3      "deviceIdAddr" : "0x500",
4      "deviceId" : "0x5654A523",
5      "fwGitHashAddr" : "0x600",
6      "fwGitHash" : "0x831d28ef07cf3d6d136a9f14a1bf58e193c12469",
7
8      "memorySize" : "0x8000000",
9      "dmaAxisWidth" : 128,
10
11     "mmapSize" : "0x6101b",
12     "daqBase" : "0x10000",
13     "dgenBase" : "0x20000",
14     "trigBase" : "0x30000",
15
16     "clkPeriod" : 8,
17     "adcVoltageRef" : 2.0,
18
19     "aiChannels" : 12,
20     "aiSampleWidth" : 16,
21     "aiSampleAlign" : 8,
22     "aiDataRate" : 125E6,
23
24     "aoChannels" : 2,
25     "aoSampleWidth" : 16,
26     "aoSampleAlign" : 2,
27     "aoDataRate" : 125E6,
28
29     "nDgenStreams" : 12,
30     "dgenStreams" : [
31         "ADC_0",
32         "ADC_1",
33         "ADC_2",
```

Firmware

- Configurable data width up to 32 bit
- Configurable up to 32 data acquisition and 32 signal generation channels
- Configurable buffer allocation for each channel separately
- Enable and disable for each channel
- Multiple trigger sources including software
- Arm and automatic re-arm
- Trigger mode: Front trigger, end trigger (prebuffering)
- Multiple data generation sources: from RAM, internal data stream (NCO), digitally processed ADC data
- Data streaming options: on trigger, periodic

Kernel and user-space

- Kernel driver
 - Thin driver
 - Handles DMA and maps the FPGA register-map to user-space
- Userspace library
 - Generalized C++ API
 - Supports data input and data output use-cases
 - Allows access to device data and can be extended

Why NDS?

- Nominal Device Support
- Supports EPICS as well as TANGO
- Databases and device servers can be programmatically instantiated and configured
 - Allows varying channel count
 - Allows varying channel size
- Code on github:
 - <https://github.com/Cosylab/nds3>

Display X

Generic DAQ

CHANNELS

ADDITIONAL TRIGGERS

OVERVIEW

DATA BROWSER

Channels

IN 01

Channel 01 configuration

 ENABLE

Trigger mode:

 ARM

end trigger

 TERMINATE

Arm mode:

 SOFT TRIG

auto-rearm

Samples per trigger:

128

128

Slope: 1

Offset: 0

FPGA state: idle

Channel state: enabled

Number of triggers:

1

128

1


Global

Device state: ONConversion: ON

Triggers

 Front panel trigger RTM DensiShield 0 Timing event 0 Back plane trigger 0 RTM DensiShield 1 Timing event 1 Back plane trigger 1 RTM DensiShield 2 FPGA counter Back plane trigger 2 RTM DensiShield 3

Graph



Display X

Generic DAQ

CHANNELS

ADDITIONAL TRIGGERS

OVERVIEW

DATA BROWSER

Channels

IN 01

Channel 01 configuration

 ENABLE

Trigger mode:

 ARM

end trigger

end trigger

TERMINATE

Arm mode:

 SOFT TRIG

auto-rearm

auto-rearm

Samples per trigger:

128

128

Number of triggers:

1

1

Triggers

 Front panel trigger RTM DensiShield 0 Timing event 0 Back plane trigger 0 RTM DensiShield 1 Timing event 1 Back plane trigger 1 RTM DensiShield 2 FPGA counter Back plane trigger 2 RTM DensiShield 3

Global

Device state:

ON

SEND OUTPUT SOFT TRIGGERS


Conversion:

ON

SEND INPUT SOFT TRIGGERS

Graph

DATA



amc523-IN-CHANNEL_01-DATA.[0:1:-1]

Display X

General DAQ

CHANNELS

ADDITIONAL TRIGGERS

OVERVIEW

DATA BROWSER

Channels

OUT 00 ▾

Channel 00 configuration

 ENABLE

Mode:

triggered

triggered

Arm mode:

auto-rearm

auto-rearm

 SOFT TRIG

Set source:

Buffer offset:

0

0

0

128

128

FPGA state

Channel state

Idle value:

0

0

Global

Device state:

ON

SEND OUTPUT SOFT TRIGGERS


Conversion:

ON

SEND INPUT SOFT TRIGGERS

Graph

DATA



amc523-OUT-CHANNEL_00-DATA[0:1:-1]

Triggers

 Front panel trigger RTM DensiShield 0 Timing event 0 Back plane trigger 0 RTM DensiShield 1 Timing event 1 Back plane trigger 1 RTM DensiShield 2 FPGA counter Back plane trigger 2 RTM DensiShield 3

Display X

Generic DAQ

CHANNELS

ADDITIONAL TRIGGERS

OVERVIEW

DATA BROWSER

Channels

OUT 00

Channel 00 configuration

 ENABLE

Mode:

triggered

triggered

Arm mode:

auto-rearm

auto-rearm

 SOFT TRIG

Set source:

ADC_0

Buffer offset:

100

100

250

250

Buffer size:

250

Triggers

 Front panel trigger RTM DensiShield 0 Timing event 0 Back plane trigger 0 RTM DensiShield 1 Timing event 1 Back plane trigger 1 RTM DensiShield 2 FPGA counter Back plane trigger 2 RTM DensiShield 3

Global


Device state:

ON

Conversion:

ON

Graph



Display X

Generic DAQ

CHANNELS

ADDITIONAL TRIGGERS

OVERVIEW

DATA BROWSER

Input channels

SEND INPUT SOFT TRIGGERS

Device state: ON

Ch index	Enable	Arm	Terminate	Soft trigger	Trig mode	Arm mode	Fpga state	Channel state	Configure
00	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	front trigger	auto-rearm	idle
01	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	front trigger	single	idle
02	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	front trigger	auto-rearm	idle
03	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	end trigger	auto-rearm	idle
04	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	front trigger	single	idle
05	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	end trigger	auto-rearm	idle
06	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	front trigger	auto-rearm	idle
07	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	end trigger	auto-rearm	idle
08	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	front trigger	auto-rearm	idle
09	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	end trigger	auto-rearm	idle
10	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	front trigger	auto-rearm	idle
11	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	end trigger	auto-rearm	idle

Output channels

SEND OUTPUT SOFT TRIGGERS

Ch index	Enable	Arm	Terminate	Soft trigger	Mode	Arm mode	Fpga state	Channel state	Configure
00	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	triggered	auto-rearm	idle
01	<input checked="" type="checkbox"/> EN		ARM		TERM	<input checked="" type="checkbox"/> ST	triggered	auto-rearm	idle

Display X

Generic DAQ


CHANNELS ADDITIONAL TRIGGERS OVERVIEW DATA BROWSER

Graph

Input channel 01



DATA



amc523-IN-CHANNEL_01-DATA[0:1:-1]

Conclusion

- Works as expected
- Tested but not yet used in production
- First use already on horizon
- Future
 - Adding support for MRF is possible
 - Adding support for continuous, lossless acquisition
- Contact me if you have any questions: jure.krasna@cosylab.com

Thank you!

jure.krasna@cosylab.com