A Formal Specification Method for PLC-Based Applications



D. Darvas, E. Blanco Viñuela, CERN, Geneva, Switzerland I. Majzik, Budapest University of Technology and Economics, Budapest, Hungary daniel.darvas@cern.ch | enrique.blanco@cern.ch | majzik@mit.bme.hu

WEPGF091

Motivation

specif

Solution

Bene

critical systems \Rightarrow need for verification \Rightarrow need for convenient specification

- Programmable Logic Controllers (PLCs) are often used to control critical systems
- Formal verification (e.g. model checking) can improve the quality of critical systems: It checks if the designed/implemented system satisfies its requirements
- \Rightarrow A specification method is needed that can describe the requirements of the system

But: • Available formal methods are typically not adapted to the PLC domain

- ⇒ difficult usage, need for extensive training or external expertise
- The PLC specification methods are typically not formal or not convenient

core logic 2c) Core logic description 2a) Main requirements One single formalism cannot conveniently fit the different types of modules (with state-based, data-flow-oriented and time-dependent behaviour). Therefore we introduced three types of core logic descriptions: state machine modules, input-output connection modules and PLC timer modules. A formal, lightweight behaviour description method is needed that is useful in practice. 3+3 different logic description method for different behaviours: Therefore we need: **PLC timers State machines** I/O connection modules • simple semantics adapted to the PLC domain For modules with For modules with complex For modules with timed behaviour enumerable states data-flow or integer states • specific treatment for the *I/O handling* (to keep the core logic clean) Represents TON, TOFF or TP Main concepts: states, transitions, Main concepts: blocks, input/output guards, triggers pins, data edges • multiple formalisms for the different behaviours TON • *limited expressivity* to limit the possible errors New values expression to delay: Sample x AND y @disable ValueReques delay length: dT Disabled Enabled reset events: 2b) Structure of the specification @enable **⇒**ValueOutput @reset1 [expr = false]@reset2 Each module (both composite and leaf modules) is further decomposed into three main parts: (1) input definitions, (2) core logic, and (3) output definitions. According to the semantics of ValueOutput PLCspecif, these parts are executed sequentially. ExampleModule Stateless module **Alternative module Composite module Assigned inputs: Assigned outputs:** To group different behaviour Module without state, only input-output To have different behaviour • ValueReq : INT16 • Value : INT16 definitions (e.g. stateless safety logic) descriptions together depending on some inputs • EnableReq fromLogic : BOOL • Status : BOOL • EnableReq_fromScada : BOOL declarations • EnableReq fromField: BOOL • DisableReq : BOOL • PMin : INT16 param input definitions output definitions • PMax : INT16 param 2d) Expression description **Input definitions:** — (none) **Event definitions:** input definitions The input or output definitions may contain complex expressions. While the **arithmetic form** is suitable to describe simple expressions ("a OR b"), it does not scale up well. PLCspecif supports the usage of other expression description methods: **AND/OR tables** and **switch-case tables**. • @disable \(\sing_edge(\text{DisableReq}) \) (pri=1) • @enable ← EnableReq_fromLogic OR EnableReq_fromScada OR EnableReq fromField (pri=2) **Arithmetic form** in1 * 10 + offseta AND NOT b AND c **Core logic (state machine)** core logic AND/OR table Switch-case table Enabled Disabled To describe complex Boolean expressions To treat complex assignments @enable Case 2 Case 1 Value = V < PMin V > PMax**Output definitions:** result • Value = |ValueReq|ValueReq true PMin result false false **PMax** PMin output definitions true ValueReq false in_state(Enabled) | result • Value = The x will be set to true if Value will be: Value • PMin, if V < PMin, a AND NOT b AND c (Case 1), • PMax, if V > PMax, • Status = in state(Enabled) • ValueReq, if $PMin \le V \le PMax$. a AND NOT b AND NOT d (Case 2). **Invariant properties:** Otherwise, x will be false. • ALWAYS $PMin \le Value \le PMax$ ASSUMING $PMin \le PMax$ Ambiguity, incompleteness, consistency invariants can be checked automatically x = a AND NOT b AND (c OR NOT d)

Improved understanding

- Specification helps both reuse and software evolution
- Decoupling I/O handling helps to focus on the core logic
- A restricted method helps to make unambiguous and implementable specifications
- The simple semantics, well-adapted to the PLC domain makes the specifiers confident

Consistency checking and formal verification

- The consistency (ambiguity, completeness) of the specification can be checked
- Formal argumentation about correctness is possible (e.g. model checking, cf. PLCverif)
- The user can extend the specification with **invariant properties** E.g. X and Y outputs should never be true at the same time.

invariants

Code generation

- It is possible to automatically generate PLC code based on a PLC specification
- The generation process can be **configured** and **fine-tuned** to match to the user's expectations The generated code preserves the properties satisfied by the specification
- If a property is checked on the specification, it does not have to be checked on the implementation

Equivalence check, refinements

Equivalence and conformance checking is the process of comparing the behaviours of models with formal semantics, e.g. if they provide the same outputs for the same input sequences. This can show the equivalence of two modules with different internal structure.

It is possible to compare the behaviours (not the syntax!) of two specifications/implementations

- Use cases: Comparing two versions of the same specification (refinement)
- Comparing specification to legacy or manual implementation

The user can define for each variable the required level of conformance





