RISC-V Instruction Set

Core Instruction Formats

31 27 2	26 25	24 20	19 15		14	12	11	7	6		0	
funct7	'	rs2	rs1		funct	3	rd		opc	ode		R-type
imn	n[11:0]		rs1		funct	3	rd		opc	ode		I-type
imm[11:	_	rs2	rs1		funct	3	imm[4	:0]	opc	ode		S-type
imm[12 1	0:5]	rs2	rs1		funct	3	imm[4:1	[11]	opc	ode		B-type
		imm[31	:12]				rd opcode		ode		U-type	
	imm	[20 10:1	11 19:12]				rd		opc	ode		J-type
31 28 2	27 24	23 20	19	15	14	12	11	7	6		0	
fm	pred	succ	rs1		fun	ct3	rd		opc	ode		FENCE

RV32I Base Integer Instructions

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	0x00	rd = rs1 rs2	
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2	
sll	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2	
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2	
sra	Shift Right Arith	R	0110011	0x5	0x20	rd = rs1 >> rs2	msb-ext
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	signed
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	unsigned
addi	ADD (Immediate)	I	0010011	0x0		rd = rs1 + imm	
xori	XOR (Immediate)	I	0010011	0x4		rd = rs1 ^ imm	
ori	OR (Immediate)	I	0010011	0x6		rd = rs1 imm	
andi	AND (Immediate)	I	0010011	0x7		rd = rs1 & imm	
slli	Shift Left Logical Imm	I	0010011	0x1	imm[11:5]=0x00	rd = rs1 << imm[0:4]	
srli	Shift Right Logical Imm	I	0010011	0x5	imm[11:5]=0x00	rd = rs1 >> imm[0:4]	zero-ext
srai	Shift Right Arith Imm	I	0010011	0x5	imm[11:5]=0x20	rd = rs1 >> imm[0:4]	msb-ext
slti	Set Less Than Imm	I	0010011	0x2		rd = (rs1 < imm)?1:0	signed
sltiu	Set Less Than Imm (U)	I	0010011	0x3		rd = (rs1 < imm)?1:0	unsigned
lb	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]	
lh	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]	
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]	
lbu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-ext
1hu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]	zero-ext
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
sh	Store Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]	
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	signed
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	signed
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	unsigned
bgeu	Branch \geq (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	unsigned
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	I	1100111	0x0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	
ecall	Environment Call	I	1110011	0x0	imm=0x0	Context switch to OS	
ebreak	Environment Break	I	1110011	0x0	imm=0x1	Context switch to debugger	
fence	Memory fence	FENCE	0001111	0x0		Order mem/io accesses	
	1 2 3 2 22		1	<u> </u>	I	1	<u> </u>

Standard Extensions

RV32M Multiply Extension

31	25 2	24	20	19	15	14	12	11 7	7 6		0
f	unct7	rs	2	rs1		funct3		rd		opcode	
	7	5	5	5		3		5		7	
Inst	Name		FMT	Opcode	funct	funct7	Desc	ription (C)			
mul	MUL		R	0110011	0x0	0x01	rd =	(rs1 * rs2)[3	1:0]		
mulh	MUL High		R	0110011	0x1	0x01	rd =	(rs1 * rs2)[63	3:32]		
mulhsu	MUL High (S	S) (U)	R	0110011	0x2	0x01	rd =	(rs1 * rs2)[63	3:32]		
mulhu	MUL High (U	J)	R	0110011	0x3	0x01	rd =	(rs1 * rs2)[63	3:32]		
div	DIV		R	0110011	0x4	0x01	rd =	rs1 / rs2			
divu	DIV (U)		R	0110011	0x5	0x01	rd =	rs1 / rs2			
rem	Remainder		R	0110011	0x6	0x01	rd =	rs1 % rs2			
remu	Remainder (U)	R	0110011	0x7	0x01	rd =	rs1 % rs2			

RV32A Atomic Extension

31	27	26	25	24	20 1	9	15 14	12	11 7	6 0		
func	t5	aq	rl	r	s2	rs1	fun	ınct3 rd opcode		opcode		
5	•	1	1		5	5	3	3 5 7				
Inst	Name			FMT	Opcode	funct3	funct5	Description (C)				
lr.w	Load F	Reserv	ed	R	0101111	0x2	0x02	rd	= M[rs1]; rese	rved=1;		
SC.W	Store (Condit	ional	R	0101111	0x2	0x03	if	(reserved) { M	[rs1] = rs2; rd = 0; }		
								else { rd = 1; }; reserved=0				
amoswap.w	Atomi	c Swap)	R	0101111	0x2	0x01	rd	= M[rs1]; M[rs	1] = rs2		
amoadd.w	Atomi	c ADD		R	0101111	0x2	0x00	rd	= M[rs1]; M[rs	1] = rd + rs2		
amoand.w	Atomi	c AND		R	0101111	0x2	0x0C	rd	= M[rs1]; M[rs	1] = rd & rs2		
amoor.w	Atomi	c OR		R	0101111	0x2	0x08	rd	= M[rs1]; M[rs	1] = rd rs2		
amoxor.w	Atomi	x XOR		R	0101111	0x2	0x04	rd	= M[rs1]; M[rs	1] = rd ^ rs2		
amomax.w	Atomi	c MAX		R	0101111	0x2	0x14	rd	= M[rs1]; M[rs	1] = max(rd, rs2)		
amomin.w	Atomi	c MIN		R	0101111	0x2	0x10	rd	= M[rs1]; M[rs	1] = min(rd, rs2)		
amomaxu.w	Atomi	c MAX	(U)	R	0101111	0x2	0x1c	rd = M[rs1]; M[rs1] = max(rd, rs2)				
amominu.w	Atomi	c MIN	(U)	R	0101111	0x2	0x18	rd	= M[rs1]; M[rs	1] = min(rd, rs2)		

RV32F / D Floating-Point Extensions

31		20 1	9	15 14	12 11	7	6	0
	imm[11:0]		rs1	widt	h	rd	opcode	
	offset[11:0]			W		dest	LOAD-FP	
31	31 25 24			15 14	12 11	7	0	
i	mm[11:5] rs2		rs1	widtl	h im	m[4:0]	opcode	
	offset[11:5] src		base	W	offs	set[4:0]	STORE-FP	
31	27 26 25 24	20	19	15 14	12 11		7 6	0
fun			rs1	rr	n	rd	opcode	
FADD	/FSUB S src	2	src1	RI	M	dest	OP-FP (R)	
31	27 26 25 24	20	19	15 14	12 11		7 6	0
rs	3 fmt rs2	2	rs1	rr	n	rd	opcode	
	c3 S src		src1	RI	M	dest	F[N]MADD/F[N]M	ISUB
Inst	Name	FMT	Opcode	funct3	funct5	Descript		Note
flw	Flt Load Word	I	1			_	rs1 + imm]	
fsw	Flt Store Word	S					imm] = rs2	
fmadd.s	Flt Fused Mul-Add	R				rd = rs1	* rs2 + rs3	
fmsub.s	Flt Fused Mul-Sub	R				rd = rs1	* rs2 - rs3	
fnmadd.s	Flt Neg [Fused Mul-Add]	R				rd = -(r	rs1 * rs2) - rs3	[sic]
fnmsub.s	Flt Neg [Fused Mul-Sub]	R				rd = -(r	[sic]	
fadd.s	Flt Add	R				rd = rs1	+ rs2	
fsub.s	Flt Sub	R				rd = rs1	- rs2	
fmul.s	Flt Mul	R				rd = rs1	* rs2	
fdiv.s	Flt Div	R				rd = rs1	/ rs2	
fsqrt.s	Flt Square Root	R				rd = sqr	t(rs1)	
fsgnj.s	Flt Sign Injection	*				rd = abs	s(rs1) * sgn(rs2)	
fsgnjn.s	Flt Sign Neg Injection	*				rd = abs	s(rs1) * -sgn(rs2)	
fsgnjx.s	Flt Sign Xor Injection	*				rd = rs1	* sgn(rs2)	
fmin.s	Flt Minimum	R				rd = mir	ı(rs1, rs2)	
fmax.s	Flt Maximum	R					(rs1, rs2)	
fcvt.s.w	Flt Conv from Sign Int	*					oat) rs1	
fcvt.s.wu	Flt Conv from Uns Int	*					oat) rs1	
fcvt.w.s	Flt Convert to Int	*					it32_t) rs1	
fcvt.wu.s	Flt Convert to Int	*					.nt32_t) rs1	
fmv.x.w	Move Float to Int	*					(int*) &rs1)	
fmv.w.x	Move Int to Float	*					float*) &rs1)	
feq.s	Float Equality	*					s1 == rs2) ? 1 : 0	
flt.s	Float Less Than	*					s1 < rs2) ? 1 : 0	
fle.s	Float Less / Equal	*				,	s1 <= rs2) ? 1 : 0	
fclass.s	Float Classify	*		1		rd = 0	9	

RV32C Compressed Extension

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0		
funct4 rd/rs1			rs2				О	p	CR-type						
funct3	imm		rd/rs1						imm			0	op CI-type		
funct3		imm						rs2			О	op CSS-type			
funct3		imm							rd'			О	p	CIW-type	
funct3	in	ım			rs1'	'	im	m		rď		0	p	CL-type	
funct3	im	ım		rc	l'/rs	1'	im	m	rs2'			0	p	CS-type	
funct3	imm rs1'					imm			О	p	CB-type				
funct3	offset						О	p	CJ-type						

T .	NT.	TO ACT	OD	Г.	D
Inst	Name	FMT	OP	Funct	Description
c.lwsp	Load Word from SP	CI	10	010	lw rd, (4*imm)(sp)
c.swsp	Store Word to SP	CSS	10	110	sw rs2, (4*imm)(sp)
c.lw	Load Word	CL	00	010	lw rd', (4*imm)(rs1')
C.SW	Store Word	CS	00	110	sw rs1', (4*imm)(rs2')
c.j	Jump	CJ	01	101	jal x0, 2*offset
c.jal	Jump And Link	CJ	01	001	jal ra, 2*offset
c.jr	Jump Reg	CR	10	1000	jalr x0, rs1, 0
c.jalr	Jump And Link Reg	CR	10	1001	jalr ra, rs1, 0
c.beqz	Branch $== 0$	CB	01	110	beq rs', x0, 2*imm
c.bnez	Branch!= 0	CB	01	111	bne rs', x0, 2*imm
c.li	Load Immediate	CI	01	010	addi rd, x0, imm
c.lui	Load Upper Imm	CI	01	011	lui rd, imm
c.addi	ADD Immediate	CI	01	000	addi rd, rd, imm
c.addi16sp	ADD Imm * 16 to SP	CI	01	011	addi sp, sp, 16*imm
c.addi4spn	ADD Imm * 4 + SP	CIW	00	000	addi rd', sp, 4*imm
c.slli	Shift Left Logical Imm	CI	10	000	slli rd, rd, imm
c.srli	Shift Right Logical Imm	CB	01	100x00	srli rd', rd', imm
c.srai	Shift Right Arith Imm	CB	01	100x01	srai rd', rd', imm
c.andi	AND Imm	CB	01	100x10	andi rd', rd', imm
c.mv	MoVe	CR	10	1000	add rd, x0, rs2
c.add	ADD	CR	10	1001	add rd, rd, rs2
c.and	AND	CS	01	10001111	and rd', rd', rs2'
c.or	OR	CS	01	10001110	or rd', rd', rs2'
c.xor	XOR	CS	01	10001101	xor rd', rd', rs2'
c.sub	SUB	CS	01	10001100	sub rd', rd', rs2'
c.nop	No OPeration	CI	01	000	addi x0, x0, 0
c.ebreak	Environment BREAK	CR	10	1001	ebreak

Pseudo Instructions

Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	auipc rd, symbol[31:12]	Load address
	addi rd, rd, symbol[11:0]	
l{b h w d} rd, symbol	<pre>auipc rd, symbol[31:12] l{b h w d} rd, symbol[11:0](rd)</pre>	Load global
s{b h w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] s{b h w d} rd, symbol[11:0](rt)</pre>	Store global
<pre>fl{w d} rd, symbol, rt</pre>	<pre>auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt)</pre>	Floating-point load global
fs{w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt)</pre>	Floating-point store global
nop	addi x0, x0, 0	No operation
li rd, immediate	Myriad sequences	Load immediate
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
sext.w rd, rs	addiw rd, rs, 0	Sign extend word
seqz rd, rs	sltiu rd, rs, 1	Set if $=$ zero
snez rd, rs	sltu rd, x0, rs	Set if \neq zero
sltz rd, rs	slt rd, rs, x0	Set if < zero
sgtz rd, rs	slt rd, x0, rs	Set if > zero
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision register
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision absolute value
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value
fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision negate
begz rs, offset	beq rs, x0, offset	Branch if = zero
bnez rs, offset	bne rs, x0, offset	Branch if \neq zero
blez rs, offset	bge x0, rs, offset	Branch if \leq zero
bgez rs, offset	bge rs, x0, offset	Branch if \geq zero
bltz rs, offset	blt rs, x0, offset	Branch if \leq zero
bgtz rs, offset	blt vo, rs, offset	Branch if > zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if <
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned
bleu rs, rt, offset		
	bgeu rt, rs, offset	Branch if ≤, unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, rs, 0	Jump register
jalr rs	jalr x1, rs, 0	Jump and link register
ret	jalr x0, x1, 0	Return from subroutine
call offset	<pre>auipc x1, offset[31:12] jalr x1, x1, offset[11:0]</pre>	Call far-away subroutine
tail offset	<pre>auipc x6, offset[31:12] jalr x0, x6, offset[11:0]</pre>	Tail call far-away subroutine
fence	fence iorw, iorw	Fence on all memory and I/O

Registers

General Purpose Registers

Register	ABI Name	Description	Saver
x0	zero	Zero constant	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Fn args/return values	Caller
x12-x17	a2-a7	Fn args	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller

Floating Point Registers

f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP args/return values	Caller
f12-17	fa2-7	FP args	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller