











LP3470A SNVSBF5B – JULY 2019–REVISED NOVEMBER 2019

LP3470A Ultra Low Power Voltage Supervisor With Programmable Delay and 1% Reset Threshold


1 Features

- Pin-to-pin compatible with LP3470
- 5-Pin SOT-23 package
- Open-drain RESET output
- Programmable reset time-out period using an external capacitor
- Immune to short VCC transients
- ±1% Reset threshold accuracy (typical)
- Ultra-low quiescent current (0.3 µA typical)
- RESET valid down to VCC = 0.95 V

2 Applications

- Critical µP and µC power monitoring
- · Intelligent instruments
- Computers
- · Portable and battery-powered equipment
- Building automation: building security system, video surveillance
- Factory automation: field transmitters, position and proximity sensors
- Motor drives

Basic Operating Circuit



3 Description

The LP3470A device is a micropower voltage supervisory circuit designed to monitor voltages within 1% of reset threshold overtemperature and is pin-to-pin compatible with existing TI device LP3470. The LP3470A device provides accurate, nano-power voltage monitoring with programmable delay.

The LP3470A asserts a reset signal whenever the VCC supply voltage falls below a reset threshold. The reset time-out period is adjustable using an external capacitor. Reset remains asserted for an interval (programmed by an external capacitor) after VCC has risen above the threshold voltage plus hysteresis.

For information on available reset threshold voltage options, see *Mechanical, Packaging, and Orderable Information*.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LP3470A	SOT-23 (5)	1.60 mm × 2.90 mm

(1) For all available packages, see the Package Option Addendum at the end of the data sheet.

Typical Supply Current for LP3470A






Table of Contents

1	Features 1	8.3 Feature Description	9
2	Applications 1	8.4 Device Functional Modes	11
3	Description 1	9 Application and Implementation	12
4	Revision History2	9.1 Application Information	12
5	Device Comparison Table3	9.2 Typical Application	12
6	Pin Configuration and Functions4	10 Power Supply Recommendations	14
7	Specifications 5	11 Layout	14
•	7.1 Absolute Maximum Ratings 5	11.1 Layout Guidelines	14
	7.2 ESD Ratings	11.2 Layout Example	14
	7.3 Recommended Operating Conditions	12 Device and Documentation Support	15
	7.4 Thermal Information 5	12.1 Receiving Notification of Documentation Update	
	7.5 Electrical Characteristics	12.2 Support Resources	15
	7.6 Timing Requirements6	12.3 Trademarks	15
	7.7 Typical Characteristics	12.4 Electrostatic Discharge Caution	15
8	Detailed Description9	12.5 Glossary	15
	8.1 Overview	13 Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram 9	Information	15
	-		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	changes from Revision A (October 2019) to Revision B	Page
•	Changed Ultra-low quiescent current 0.35 to 0.3 to align with the Electrical Characteristics table	1
•	Changed the typical value of I_{CC} in the Electrical Characteristics table from 300 to 0.3 to match with the units of μA .	6
С	changes from Original (July 2019) to Revision A	Page
•	Initial Public Release	1




5 Device Comparison Table

PART NUMBER	V _{IT-} (typ) (VCC RAMPING DOWN)	V _{IT+} (typ) (VCC RAMPING UP)
LP3470A263	2.63 V	2.73 V
LP3470A275	2.75 V	2.85 V
LP3470A293	2.93 V	3.03 V
LP3470A308	3.08 V	3.28 V
LP3470A365	3.65 V	3.85 V
LP3470A400	4.0 V	4.2 V
LP3470A438	4.38 V	4.58 V
LP3470A463	4.63 V	4.83 V



6 Pin Configuration and Functions



Pin Functions

	PIN		DECODIDETION		
NO.	NAME	I/O	DESCRIPTION		
1	SRT	I	Set reset time-out. Connect a capacitor between this pin and ground to select the reset time-out period (t_D) . $t_D = 619 \times C_1$ (C_{SRT} in μF and t_D in ms). If no capacitor is connected, leave this pin floating.		
2	GND	_	Ground pin.		
3	VCC1	I	Can be connected to VCC or left floating. DO NOT CONNECT TO GND.		
4	VCC	I	Supply voltage, and reset threshold monitor input.		
5	RESET	0	Open-drain, active-low reset output. Connect to an external pullup resistor. $\overline{\text{RESET}}$ changes from high to low whenever the monitored voltage (VCC) drops below the reset threshold voltage (V $_{\text{IT}}$.). Once VCC exceeds the reset threshold (V $_{\text{IT}}$.) + hysteresis (V $_{\text{HYS}}$), $\overline{\text{RESET}}$ remains low for the reset time-out period (t $_{\text{D}}$) and then deasserts to logic high.		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (1)

		MIN	MAX	UNIT
	VCC	-0.3	12	
Voltage	RESET	-0.3	12	V
	SRT	-0.3	5.5	
Current	RESET		±70	mA
Temperature ⁽²⁾	Operating junction temperature, T _J	-40	150	°C
remperature	Storage, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	± 2000		
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{CC}	Input supply voltage	0.95	10	V
$V_{\overline{RESET}}$, $V_{\overline{RESET}}$	RESET pin voltage	0	10	V
I _{RESET} , I _{RESET}	RESET pin current	0	±5	mA
T_J	Junction temperature (free air temperature)	-40	125	°C

7.4 Thermal Information

		LP3470A	
THERMAL METRIC ⁽¹⁾		DBV (SOT23-5)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	187.5	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	109.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	92.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	35.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	92.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

²⁾ As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

At 0.95 V \leq V_{CC} \leq 10 V, SRT = Open, \overline{RESET} pull-up resistor (R_{pull-up}) = 100 k Ω to VCC, output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range – 40°C to 125°C, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CC}	Input supply voltage		0.95		10	V
$V_{\text{IT-}}$	Negative-going input threshold accuracy	-40°C to 125°C	-1.5	1	1.5	%
V_{HYS}	Hysteresis on V _{IT-} pin	$V_{IT-} = 3.08 \text{ V to } 4.63 \text{ V}$	175	200	225	mV
V_{HYS}	Hysteresis on V _{IT-} pin	$V_{IT-} = 2.64 \text{ V to } 2.93 \text{ V}$	75	100	125	mV
I _{CC}	Supply current into VCC pin	$VCC = 0.95 \text{ V} < V_{CC} < 10 \text{ V}$ $VCC > V_{IT+}^{(1)}$ $T_A = -40^{\circ}\text{C}$ to 125°C		0.3	1	μΑ
R _{SRT}	SRT pin internal resistance (2)		350	500	650	kΩ
V_{POR}	Power on Reset Voltage ⁽³⁾	$V_{OL(max)} = 0.2 \text{ V}$ $I_{OUT \text{ (Sink)}} = 5.6 \text{ uA}$			950	mV
V _{OL}	Low level output voltage	$1.5 \text{ V} < \text{V}_{\text{CC}} < 5 \text{ V}$ $\text{V}_{\text{CC}} < \text{V}_{\text{IT-}}$ $\text{I}_{\text{OUT}(\text{Sink})} = 2 \text{ mA}$			200	mV
I _{lkg(OD)}	Open-Drain output leakage current	RESET pin in High Impedance, $V_{CC} = V_{RESET} = 5.5 \text{ V}$ $V_{IT+} < V_{CC}$			90	nA

7.6 Timing Requirements

At 0.95 V \leq V_{CC} \leq 10 V, SRT = Open, \overline{RESET} pull-up resistor (R_{pull-up}) = 100 k Ω to VCC, output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range - 40°C to 125°C, VCC slew rate < 100mV / us, unless otherwise noted. Typical values are at $T_{\perp} = 25^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{P_HL}	Propagation detect delay for VCC falling below V _{IT} -	$V_{CC} = V_{IT+}$ to (V_{IT-}) - 10% ⁽¹⁾		15	30	μs
t _D		SRT pin = open $V_{CC} = (V_{IT-} - 1V)$ to $(V_{IT+} + 1V)$			50	μs
		SRT pin = $10 \text{ nF}^{(2)(3)}$		6.2		ms
		SRT pin = 1 $\mu F^{(2)(3)}$		619		ms
t _{GI_VIT} -	Glitch immunity V _{IT} .	5% V _{IT-} overdrive ⁽³⁾⁽⁴⁾		10		μs

 t_{P_HL} measured from threhold trip point (V $_{IT-}$) to V $_{OL}$

Submit Documentation Feedback

 ⁽¹⁾ V_{IT+} = V_{HYS} + V_{IT}.
 (2) This parameter is guranteed by design and characterization

⁽³⁾ V_{POR} is the minimum V_{DD} voltage level for a controlled output state. V_{DD} slew rate $\leq 100 \text{mV/µs}$

⁽²⁾ Ideal capacitor


Parameter is guranteed by design.

Overdrive $\% = [(V_{CC}/V_{IT-}) - 1] \times 100\%$



7.7 Typical Characteristics

Typical characteristics show the typical performance of the LP3470A device. Test conditions are at $T_A = T_J = 25$ °C (unless otherwise noted).




Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



Typical Characteristics (continued)

Typical characteristics show the typical performance of the LP3470A device. Test conditions are at $T_A = T_J = 25$ °C (unless otherwise noted).






Figure 8. Reset Time Delay vs Large Capacitor Values




8 Detailed Description

8.1 Overview

The LP3470A micropower voltage supervisory circuit provides a simple solution to monitor the power supplies in microprocessor and digital systems and provides a reset controlled by the factory-programmed reset threshold on the VCC supply voltage pin. When the voltage declines below the reset threshold, the reset signal is asserted and remains asserted for an interval programmed by an external capacitor after VCC has risen above the threshold voltage. The reset threshold options are 2.63 V, 2.75 V, 2.93 V, 3.08 V, 3.65 V, 4 V, 4.38 V, 4.63 V.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 RESET Time-Out Period

The reset time delay can be set to a minimum value of 50 μ s by leaving the SRT pin floating, or a maximum value of approximately 6.2 seconds by connecting 10 μ F delay capacitor. The reset time delay (t_D) can be programmed by connecting a capacitor no larger than 10 μ F between SRT pin and GND.

The relationship between external capacitor (C_{SRT}) in Farads at SRT pin and the time delay (t_D) in seconds is given by Equation 1.

$$t_D = -\ln (0.29) \times R_{SRT} \times C_{SRT} + t_D (\text{no cap})$$
 (1)

Equation 1 is simplified to Equation 2 by plugging R_{SRT} and t_{D(no cap)} given in *Electrical Characteristics* section:

$$t_D = 618937 \text{ x C}_{SRT} + 50 \text{ } \mu\text{s}$$
 (2)

Equation 3 solves for external capacitor value (C_{SRT}) in units of Farads where t_D is in units of seconds

$$C_{SRT} = (t_D - 50 \,\mu s) \div 618937$$
 (3)

The reset delay varies according to three variables: the external capacitor variance (C_{SRT}), SRT pin internal resistance (R_{SRT}) provided in the Electrical Characteristics table, and a constant. The minimum and maximum variance due to the constant is shown in Equation 5 and Equation 6.

$$t_{D \text{ (minimum)}} = -\ln (0.36) \times R_{SRT \text{ (min)}} \times C_{SRT \text{ (min)}} + t_{D \text{ (no cap, min)}}$$

$$(4)$$

$$t_{D (maximum)} = -ln (0.26) \times R_{SRT (max)} \times C_{SRT (max)} + t_{D (no cap, max)}$$
 (5)



Feature Description (continued)

The recommended maximum delay capacitor for the LP3470A is limited to 10 μ F as this ensures there is enough time for the capacitor to fully discharge when the reset condition occurs. When a voltage fault occurs, the previously charged up capacitor discharges, and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay capacitor will begin charging from a voltage above zero and the reset delay will be shorter than expected. Larger delay capacitors can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault.

8.3.2 RESET Output

In applications like microprocessor (μP) systems, errors might occur in system operation during power up, power down, or brownout conditions. It is imperative to monitor the power supply voltage to prevent these errors from occurring.

The LP3470A asserts a reset signal whenever the VCC supply voltage is below a threshold (V_{IT}) voltage. RESET is ensured to be a logic low for VCC > 0.95 V. Once VCC exceeds the reset threshold plus a hysteresis voltage, the reset is kept asserted for a time period (t_D) programmed by an external capacitor (C_{SRT}); after this interval RESET goes to logic high. If a brownout condition occurs (monitored voltage falls below the reset threshold), RESET goes low. When VCC returns above the reset threshold plus a hysteresis voltage, RESET remains low for a time period t_D before going to logic high. Figure 9 shows this behavior.




Figure 9. RESET Output Timing Diagram

8.3.3 Pull-up Resistor Selection

The $\overline{\text{RESET}}$ output structure of the LP3470A is an open-drain N-channel MOSFET switch. A pull-up resistor (R_{pull-up}) must be connected to VCC to keep the output logic high when $\overline{\text{RESET}}$ is not asserted.

Connect the pull-up resistor to the desired pull-up voltage source and $\overline{\text{RESET}}$ can be pulled up to any voltage up to 10 V independent of the VCC voltage. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. $R_{\text{pull-up}}$ must be large enough to limit the current through the output within the recommended operating conditions. The pull-up resistor value determines the actual VOL, the output capacitive loading, and the output leakage current ($I_{\text{LKG(OD)}}$). A typical pull-up resistor value of 20 k Ω is sufficient in most applications.

8.3.4 VCC Transient Immunity

The LP3470A is immune to quick voltage transients or excursions on VCC. Sensitivity to transients depends on both pulse duration and overdrive. Overdrive is defined by how much VCC deviates from the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 6. A 0.1-µF bypass capacitor mounted close to VCC provides additional transient immunity.

Overdrive = $|(V_{CC} / V_{IT} - 1) \times 100\%|$ (6)



Feature Description (continued)




Figure 10. Overdrive vs Pulse Duration

8.4 Device Functional Modes

8.4.1 RESET Output Low

When the VCC supply voltage is below the reset threshold (V_{IT-}), the \overline{RESET} pin will output logic low. \overline{RESET} is ensured to be a logic low for VCC > 0.95 V.

8.4.2 RESET Output High

When the VCC supply voltage exceeds the reset threshold (V_{IT-}) plus the hysteresis voltage (V_{HYS}), the \overline{RESET} remains asserted for a time period (t_D) programmed by an external capacitor (C_{SRT}); after this interval \overline{RESET} goes to logic high.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LP3470A is a micropower CMOS voltage supervisor that is ideal for use in battery-powered microprocessor and other digital systems. It is small in size and provides voltage monitoring and supervisory functions with nanolq and programmable delay, making it a good solution in a variety of applications. The LP3470A is available in six standard reset threshold voltage options, and the reset time-out period is adjustable using an external capacitor providing maximum flexibility in any application. This device can ensure system reliability and ensures that a connected microprocessor will operate only when a minimum voltage supply is satisfied.

9.2 Typical Application

The LP3470A can be used as a simple supervisor circuit to monitor the input supply to a microprocessor as shown in Figure 11.




Figure 11. Power-On Reset Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input supply voltage	0.95 to 10 V
Reset threshold voltage	2.63 V, 2.75 V, 2.93 V, 3.08 V, 3.65 V, 4 V, 4.38 V, 4.63 V
External pullup resistor	0.68 to 68 kΩ
External reset time-out period capacitor	C _{SRT} = 1 nF
Reset time-out period	619 µs


9.2.2 Detailed Design Procedure

The minimum application circuit requires the LP3470A Power-On Reset Circuit IC and a pullup resistor connecting the reset pin to VCC. The reset delay can be programmed with an additional capacitor connected from the SRT pin to GND. See RESET Time-Out Period and Pull-up Resistor Selection for information on choosing specific values for components.



9.2.3 Application Curves

Two capacitor values for C_{SRT} (0.1 μF and 1 μF) are used as examples to show the programmability of the output time delay as shown in Figure 12 and Figure 13.





10 Power Supply Recommendations

The input of the LP3470A is designed to handle up to the supply voltage absolute maximum rating of 12 V. If the input supply is susceptible to any large transients above the maximum rating, then take extra precautions. An input capacitor is optional but not required to help avoid false reset output triggers due to noise.

11 Layout

11.1 Layout Guidelines

- Good analog design practice recommends placing a minimum of 0.1-μF ceramic capacitor as near as possible to the VCC pin.
- · Place components as close as possible to the IC
- Keep traces short between the IC and the C_{SRT} capacitor to ensure the timing delay is as accurate as possible.
- For VCC slew rate > 100 mV/µs, increase input capacitance and pull-up resistor value

11.2 Layout Example

Figure 14 shows a layout example.




Figure 14. LP3470A Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP3470A263DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D263	Samples
LP3470A275DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D275	Samples
LP3470A293DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D293	Samples
LP3470A308DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D308	Samples
LP3470A365DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D365	Samples
LP3470A400DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D400	Samples
LP3470A438DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D438	Samples
LP3470A463DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D463	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3470A263DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A275DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A293DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A308DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A365DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A400DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A438DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A463DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LP3470A263DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A275DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A293DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A308DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A365DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A400DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A438DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A463DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated