

# A 1/3-inch 1.12 $\mu$ m-Pitch 13Mpixel CMOS Image Sensor with Low-power Readout Architecture

Yunhong Kim, Heesung Chae, Kyung-Min Kim, Kyungtae Kim, Sukki Yoon,  
Kyoungmin Koh, Jesuk Lee and Yongin Park


Samsung Electronics, Hwaseong, South Korea

2020 IEEE International Symposium on Circuits and Systems  
Virtual, October 10-21, 2020



# Motivation

## High-resolution and High-frame-rate CIS




- Smartphone
- Medical device
- Automotive vehicle

Target Spec.	
Resolution	> 10 Mp
Frame rate	30 fps
Noise	< 5 e <sup>-</sup>
Bit depth	10 bit
<b>Power</b>	<b>&lt; 100 mW</b>

***Requires energy-efficient CMOS Image Sensor*** 


# Block Diagram - CMOS Image Sensor



- Column parallel ADC structure
- **Single-slope ADC**
  - ⇒ Small Area 😊 & Low Noise 😊
  - ⇒ To maintain energy efficiency 😞
  - ⇒ Frame rate limit 😞
- Built-in self-test (BIST)
  - ⇒ For mass production



# Proposed Architecture




- ① Ripple Counter  $\Rightarrow$  Gray Counter
- ② Clock Driver  
 $\Rightarrow$  Impedance matching technique
- ③ Address Decoder  
 $\Rightarrow$  Pre-decoder & Clock gating
- ④ Analog-level Serializer
- ⑤ Built-in self-test (BIST)  
 $\Rightarrow$  Only Two test patterns

***Low-power Readout Architecture!***



# Conventional Clock Driver





- Conventional Clock Driver

⇒ To avoid the large peak current ⇒ Inverter units



# Proposed Clock Driver





- Added dummy buffer: Match the load impedance

$\Rightarrow$  Rise / fall time mismatch:  $< 5 \text{ ps} \Rightarrow$  Buffer size & power  $\downarrow$  😊



# Proposed Counter Structure




- 2-bit gray counter + 9-bit ripple counter (+ MSB 1-bit for Overflow)

⇒ Power ↓ 😊 ⇒ Only 6.42 mW @ 720 MHz



# Proposed Address Decoder – Decoder




- Data clock masking + Pre-column address decoder  
⇒ Power ↓ 😊 ⇒ Only 0.4 mW (@ 30 fps, 4240 Column)





# Proposed Serializer (1)




- **Analog-level Serializer**

- Input Swing Limitation  $\Rightarrow$  Power  $\downarrow \Rightarrow$  Only 4.03 mW @ 144 MHz 😊
- Low Input Impedance ( $g_{m,mn}$ )  $\Rightarrow$  Speed  $\uparrow$  😊



# Proposed Serializer (2)

Schematic of Analog Sense-Amplifier





## 1. Reset Phase

⇒ Initial value of  $V_{IN}$  &  $V_O$  are determined by the feedback network



# Proposed Serializer (3)

Schematic of Analog Sense-Amplifier




## 2. Amplification Phase

⇒ Pull-down current makes input voltage difference




# Proposed Serializer (4)

Schematic of Analog Sense-Amplifier




## 3. Decision Phase

⇒ The  $V_{IN,PP}$  is limited by feedback amplifier ⇒ Output swing limitation 🔊




# Proposed BIST Technique (2)


1) Normal



2) Abnormal – Counter & S/A



3) Abnormal – Address Decoder




- **Two error flags**

- Error in Data output (FL1) and Memory access signals, RDs (FL2)



# Implementation Result



<b>Process</b>	65nm
<b>Pixel Resolution</b>	4240×3216
<b>Pixel Pitch [μm]</b>	1.12
<b>Chip Size [mm<sup>2</sup>]</b>	29.15
<b>ADC Size [mm<sup>2</sup>]</b>	2.54
<b>Supply [V]</b>	2.8 / 1
<b>Frame Rate [fps]</b>	30~120
<b>A/D Clock Freq. [MHz]</b>	720
<b>ADC Resolution [Bit]</b>	10
<b>Analog Gain</b>	1 ~ 16



# Captured Image




- 30 fps
- 20 lux
- 33 ms exposure
- Macbeth Color Checker Chart





# Power Breakdown



Readout power consumption  $3.39\times \downarrow$  (40.4mW to 11.9mW)



# Performance Comparison

Publication	This Work	JSSC'17 [6]
Process (nm)	65	35
Pixel pitch ( $\mu\text{m}$ )	1.12	5.86
FWC ( $\text{e}^-$ )	5500	30,450
Conversion Gain ( $\mu\text{V}/\text{e}^-$ )	124	30.4
# of Total Pixels ( $\text{H} \times \text{V}$ )	4240 $\times$ 3216	4240 $\times$ 3216
Frame Rate (fps)	30 - 120	480
Power Consumption (mW)	99.7 (30 fps)	5,230 (480 fps)
Dynamic Range (dB)	65.2	76.3
Noise ( $\text{e}^-_{\text{rms}}$ )	2	4.6
DNL (LSB)	0.26	-
INL (LSB)	0.18	-
$^{\dagger}\text{FoM}$ [ $\text{e}^- \cdot \text{pJ} / ^{\dagger}\text{DRU}$ ]	0.18	0.92

$$^{\dagger}\text{FoM} = (\text{Power} \times \text{Noise}) / (\text{Frame rate} \times \text{fps} \times \text{DRU})$$

$$^{\dagger\dagger}\text{DRU} = (\text{FWC} / \text{Noise})$$



# Conclusions

- A Low power 13Mp CMOS Image Sensor in 65-nm CMOS
  - Energy efficient readout structure
  - High frame rate (Max 120 fps) & Low power (99.7 mW)
  - State-of-the-art FoM : 0.18 e<sup>-</sup>·nJ
  - Built-in self-test for Mass production



# Conclusions

- A Low power 13Mp CMOS Image Sensor in 65-nm CMOS
  - Energy efficient readout structure
  - High frame rate (Max 120 fps) & Low power (99.7 mW)
  - State-of-the-art FoM : 0.18 e<sup>-</sup>·nJ
  - Built-in self-test for Mass production

***Thank you for your attention!***

