

A Low-Power CMOS Analog Multiplier

Chunhong Chen, *Senior Member, IEEE*, and Zheng Li

Abstract—A multiplier is an important component for many analog applications. This paper presents a low power CMOS analog multiplier with performance analysis and design considerations. Experiments with SPICE simulation and results from chip testing show that this new structure has extremely low power consumption with comparable linearity and noise performance, making it very attractive for use in a variety of analog circuits.

Index Terms—Analog integrated circuits, analog multipliers, CMOS, low-power design.

I. INTRODUCTION

AN ANALOG multiplier is an important subcircuit for many applications such as adaptive filters and frequency modulators [1]–[10]. It is intended to perform a linear product of two continuous signals x and y , yielding an output $z = Kxy$, where K is a constant with suitable dimension. Driven by the early work of Gilbert [11], a variety of multipliers have been designed for different optimization objectives [3]–[10]. A general idea behind these designs is to use electronic devices to process the input signals, followed by a cancellation/minimization of errors caused by nonlinearity of the devices. Due to the popularity of advanced CMOS technology, MOS transistors are a natural choice for the devices, while differential circuit structure is widely used for nonlinearity cancellation [3], [13]. The readers are referred to [7] for recent survey on MOS multipliers.

In this paper, we present a new multiplier with CMOS structure with emphasis on low power consumption. We analyze various performance metrics of the multiplier and provide some design considerations. It is demonstrated in particular that this multiplier is much better than other structures in terms of power consumption, and is hence especially suitable for implementation of large-scale circuits.

II. MULTIPLIER STRUCTURE

For CMOS analog multiplier design, most transistors are biased to operate in the saturation region where the drain current I_D of the device is given by [14]

$$I_D = \frac{1}{2}K(V_{GS} - V_{TH})^2(1 + \lambda V_{DS}) \quad (1)$$

where $K = \mu_o C_{ox} W/L$ is the transconductance parameter, V_{TH} the threshold voltage of the device, and λ the channel-

length modulation effect for long channel devices. It can be seen that in the saturation region, low power consumption requires a small value of V_{GS} which leads to a reduced input range. By biasing the transistors to operate in the linear region instead, one can reduce the drain current while keeping a relatively large input range. The drain current in linear region is given by [14]

$$I_D = K \left[(V_{GS} - V_{TH})V_{DS} - \frac{1}{2}V_{DS}^2 \right]. \quad (2)$$

Since $V_{GS} - V_{TH} > V_{DS}$ in linear region, the overdrive voltage can be biased to increase the input range. The drain current can remain a proper value by decreasing V_{DS} , keeping the power dissipation at same level. Considering the fact that pMOS transistors need less drain current with larger overdrive voltage ($V_{GS} - V_{TH}$) compared with nMOS transistors, pMOS transistors are preferably chosen in the input terminals for operations in either saturation or linear region.

Our basic idea in designing low-power multipliers is to fit most transistors into linear region and use pMOS devices to operate in saturation region. Fig. 1 shows the proposed CMOS multiplier structure which consists of 4 pMOS transistors ($P1$ – $P4$) operating in saturation region and 8 nMOS transistors ($N1$ – $N4$ and $M1$ – $M4$) operating in linear region. Throughout the paper, the upper case letters, X and Y , represent common-mode (dc bias) components, while the lower case letters, x and y , represent small (input) signals. Assuming that all transistors in Fig. 1 are biased to operate in proper (linear or saturation) region, we can prove that this topology achieves multiplication, i.e.,

$$V_{01} - V_{02} \propto \frac{K_P}{K_N K_M} xy. \quad (3)$$

A potential advantage of this structure is that a larger input range can be obtained with only pMOS transistors in their saturation region. In other words, for the same input range, a lower supply voltage can be used. The transistors $P1$ – $P4$ in saturation region reduce $V_{P1} - V_{P4}$, pushing up the input range for signal y .

For a given DC bias, the output range of the multiplier also depends on $K_P/(K_N K_M)$ which has a maximum value in order to keep $M1$ – $M4$ and $N1$ – $N4$ in linear region. While exhibiting the ability of canceling nonlinearity, the circuit still has a linearity error due to temperature, body effect of transistors $N1$ – $N4$, and possible device mismatches.

The required bias conditions for Fig. 1 can be written as

$$V_P - |V_{THP}| \leq X \pm x \leq V_{DD} - |V_{THP}|, \quad \text{for } P1\text{--}P4 \quad (4)$$


$$Y \pm y \geq V_O + V_{THN}, \quad \text{for } N1\text{--}N4. \quad (5)$$

The bias voltage of $M1$ – $M4$ is chosen to be V_{DD} in order to keep V_P as low as possible, allowing $P1$ – $P4$ for a larger input

Manuscript received March 18, 2005; revised June 1, 2005. This work was supported in part by the National Sciences and Engineering Research Council of Canada (NSERC) under Grant 249499-02. This paper was recommended by Associate Editor T. Saito.

The authors are with the Department of Electrical and Computer Engineering, University of Windsor, ON N9B 3P4, Canada (e-mail: cchen@uwindsor.ca; e-mail: li1234b@uwindsor.ca).

Digital Object Identifier 10.1109/TCSII.2005.857089




range. Typical values to be used are: $V_{DD} = 1.5$ V, $X = 0.5$ V, $Y = 1.5$ V, $V_{THP} = 0.75$ V, and $V_{THN} = 0.6$ V. For instance, when all transistors have same size of $W/L = 0.8 \mu\text{m}/0.35 \mu\text{m}$ with $x = y = 0$, both V_{O1} and V_{O2} turn out to be 16.1 mV.

The performance metrics for multipliers include linearity, input range, chip area cost, power consumption, frequency range, and noise. Depending upon applications, some of them can be more important than others. Also, it is not uncommon that some metrics need to be traded for others. For instance, as the power consumption of a multiplier is to be optimized, its linearity performance tends to get worse. This requires a reasonable tradeoff between the two. In this section, we give a quantitative analysis on power consumption and noise for the proposed multiplier, which is verified by the *Spectre Simulator* from the *Cadence* tool.

Given a constant supply voltage, the power consumption of Fig. 1 can be estimated by looking at the total output current which is given by $i_{\text{total}} = i_{P1} + i_{P2} + i_{P3} + i_{P4}$, i.e.,

Since $V_{P1} \sim V_{P4}$ are very small compared with the input signals (if the circuit is properly biased), we have the following approximate result:

This indicates that the power consumption has nothing to do with signal y and dc bias Y for transistors N1–N4.



The simulation results for the total current in Fig. 1 with respect to X and K_P (with uniform transistor size of $0.8\text{ }\mu\text{m}/0.35\text{ }\mu\text{m}$) are shown in Fig. 2(a) and (b) with both x and y being 0.2 V .

Noise is another consideration in designing multipliers. The total output noise of Fig. 1 is given by

where

$$g_m = K_P(V_{DD} - X - |V_{THP}|). \quad (11)$$




Fig. 7. The dc transfer characteristics of Fig. 1. (a) $V_{o1} - V_{o2}$ versus x . (b) $V_{o1} - V_{o2}$ versus y .

the linearity error is measured to be 2.7%. From our simulation, the linearity error of Fig. 4 reaches 5.3% for same x and y , which is almost twice as much as in Fig. 1. Fig. 8(a) and (b) show the total harmonic distortion (THD) when a constant dc voltage (0.2 V) is applied to x (or y) while a 100-kHz 0.2 V_{p-p} sinusoidal-wave is applied to y (or x). It can be seen that the THD (when $2x = 2y = 0.4$ V) of signal x for Fig. 1 is much less than that for Fig. 4. With signal y , two structures have the comparable THD.

Body effect may be another source of linearity errors. We show that the structure of Fig. 1 has less body effect than that of Fig. 4. Indeed, for the transistors $N1-N4$ in Fig. 1, V_p is normally very low and the value of their V_{sb} is very small. The transistors $P1-P4$ and $M1-M4$ have no body effect as their source terminals are connected to V_{DD} and the ground, respectively. Fig. 9 shows the linearity comparison with and without body effect for signal x and y ($x = 0-0.2$ V when $y = 0.2$ V or $y = 0-0.2$ V when $x = 0.2$ V). The curves in Fig. 9(b) overlap, implying that the body effect has no impact on the linearity error due to signal y .

In summary, experimental results have shown that the proposed multiplier structure consumes much less power compared with the existing structures. The total supply current can be further reduced by some design considerations such as using a smaller value of $(Y - X)$ and bigger size for transistors $P1-P4$. The proposed multiplier was sent to the Canadian Microelectronics Corporation (CMC) for fabrication with 0.35- μ m CMOS technology. Fig. 10 shows its layout diagram. We performed the post-layout simulation for Fig. 10 and also tested the fabricated chip. The comparison is shown in Table I, where the post-layout




Fig. 8. THD for Figs. 1 and 4. (a) THD of signal x with $2y = 0.4$ V. (b) THD of signal y with $2x = 0.4$ V.




Fig. 9. Linearity errors with and without body effects. (a) Linearity error versus x (when $y = 0.2$ V). (b) Linearity error versus y (when $x = 0.2$ V).

simulation results are very close to pre-layout simulation shown before (see Sections IV-A and IV-C). In this table, the linearity error of x (or y) is measured when a 100-kHz 0.2- V_{p-p} sinusoidal-wave is applied, while the total current and power consumption are measured with $x = y = 0$ V, $X = 0.5$ V, $Y = 1.5$ V, and $V_{DD} = 1.5$ V. We see that the overall performance of the real chip is much worse than simulation results. We believe this is mainly due to the added pads for chip fabrication since the core area of proposed multiplier (i.e., Fig. 10) is just a very small portion (less than 5%) of the whole chip.




Fig. 10. Physical layout of Fig. 1.

TABLE I
COMPARISON OF POST-LAYOUT SIMULATION AND TESTING RESULT

	post-layout simulation	testing
Linearity error of x	0.7%	1.09%
Linearity error of y	3.2%	4.52%
Total current (μA)	21	30
Power consumption (μW)	32	45
Bandwidth (GHz)	1.98	1.02

Layout of these pads was changed by the CMC to meet some requirements (such as final design rule check—DRC) for fabrication, and thus not available for full post-layout simulation. Other factors such as process variations and parasitic parameters may also contribute to the significant difference between simulation results and measurements shown in Table I.

V. CONCLUSION

A low-power CMOS analog multiplier has been proposed. Several important performance metrics have been analyzed. A

significant power reduction has been achieved by both well-designed structure and fine-tuned parameters. The results from simulation and chip testing have shown the desirable performance of the multiplier, which makes it very suitable for use in low power implementation of large-scale analog circuits.

REFERENCES

- [1] K. Bult and H. Wallinga, "A four-quadrant analog multiplier," *IEEE J. Solid-State Circuits*, vol. SC-21, no. 3, pp. 430–435, Jun. 1986.
- [2] O. Changyue, C. Peng, and X. Yizhong, "Study of switched capacitor multiplier," in *Proc. Int. Conf. Circuits Syst.*, Jun. 1991, pp. 234–237.
- [3] Z. Wang, "A four-transistor four-quadrant analog multiplier using MOS transistors operating in the saturation region," *IEEE Trans. Instrum. Meas.*, vol. 42, no. 1, pp. 75–77, Feb. 1993.
- [4] H. R. Mehrvarz and C. Y. Kwok, "A large-input-dynamic-range multi-input floating gate MOS four-quadrant analog multiplier," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 1995, pp. 60–61.
- [5] S. Liu and C. Chang, "CMOS subthreshold four quadrant multiplier based on unbalanced source coupled pairs," *Int. J. Electron.*, vol. 78, pp. 327–332, Feb. 1995.
- [6] B. Maundy and P. Aronhime, "Useful multipliers for low-voltage applications," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 1, May 2002, pp. 26–29.
- [7] G. Han and E. Sanchez-Sinencio, "CMOS transconductance multipliers: A tutorial," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 45, no. 12, pp. 1550–1563, Dec. 1998.
- [8] U. Gatti, F. Maloberti, and G. Torelli, "CMOS triode-transistor transconductor for high-frequency continuous-time filters," *Proc. IEE Circuits, Devices, Syst.*, vol. 141, no. 6, pp. 462–468, Dec. 1994.
- [9] S. Liu and Y. Hwang, "CMOC four-quadrant multiplier using bias feedback techniques," *IEEE J. Solid-State Circuits*, vol. 29, pp. 750–752, Jun. 1994.
- [10] S. I. Liu, "Low voltage CMOS four-quadrant multiplier," *Electron. Lett.*, vol. 30, pp. 2125–2126, Dec. 1994.
- [11] B. Gibert, "A precision four-quadrant multiplier with subnanosecond response," *IEEE J. Solid-State Circuits*, vol. SC-3, no. 6, pp. 353–365, Dec. 1968.
- [12] D. C. Soo and R. G. Meyer, "A four-quadrant nMOS analog multiplier," *IEEE J. Solid-State Circuits*, vol. SC-17, no. 6, pp. 1174–1178, Dec. 1982.
- [13] J. N. Babanezhad and G. C. Temes, "A 20-V four-quadrant CMOS analog multiplier," *IEEE J. Solid-State Circuits*, vol. SC-20, no. 6, pp. 1158–1168, Dec. 1985.
- [14] B. Razavi, *Design of Analog CMOS Integrated Circuits*. New York: McGraw-Hill, 2001.