

Memristor Overwrite Logic (MOL) for Energy-Efficient In-Memory DNN



Khaled Alhaj Ali , Mostafa Rizk, Amer Baghdadi, Jean-Philippe Diguët, Jalal Jomaah

2020 IEEE International Symposium on Circuits & Systems
Virtual, October 10-21, 2020



IMT Atlantique
Bretagne-Pays de la Loire
École Mines-Télécom



Lebanese University



OUTLINE

1. Context and Motivation
2. Memristor-based logic design
3. MOL – Memristor Overwrite Logic for In-Memory Computing
4. Proposed computational memory
5. MOL-based In-memory DNN
6. Conclusion and future work




OUTLINE

1. Context and Motivation
2. Memristor-based logic design
3. MOL – Memristor Overwrite Logic for In-Memory Computing
4. Proposed computational memory
5. MOL-based In-memory DNN
6. Conclusion and future work




Cloud and Edge computing

Cloud computing



☹ Does not ensure the required real time response

Edge computing




☹ Slow processing speed and high energy consumption


From Von Neumann to in-memory computing

- ▶ Intensive data transfer between memory and CPU/GPU
- ▶ Large size of the processed data

Von Neumann model



In-memory computing



Memristor-based logic design enables true in-memory computing

OUTLINE

1. Context and Motivation
2. **Memristor-based logic design**
3. MOL – Memristor Overwrite Logic for In-Memory Computing
4. Proposed computational memory
5. MOL-based In-memory DNN
6. Conclusion and future work






Basics of memristor technology

7

- ▶ Recent development of new non-volatile memory technologies (Memristor)
 - Theoretically predicted in 1971 by Chua
 - Received attention in 2008 (HP labs)
 - Triggered many efforts to explore their use in different applications
- ▶ Basic operation

Memorize last resistance state




Limitations of existing logic design styles


► IMPLY and MAGIC-NOR:

- ☹ Partial switching in IMPLY
- ☹ State drift in IMPLY and MAGIC
- ☹ Requirement of memristive devices with high $R_{\text{OFF}}/R_{\text{ON}}$ ratio
- ☹ High number of computational cycles

IMPLY



MAGIC-NOR



OUTLINE

1. Context and Motivation
2. Memristor-based logic design
3. **MOL – Memristor Overwrite Logic for In-Memory Computing**
4. Proposed computational memory
5. MOL-based In-memory DNN
6. Conclusion and future work




MOL – Memristor Overwrite Logic for In-Memory Computing

Digital representation of memristor

10


- Non sufficient magnitude or duration of the bias

Partial resistance switching



- $V > V_{th}$ and $T > T_{min}$

Binary resistance switching




😊 We are able to define the internal state of the memristor in digital domain

MOL – Memristor Overwrite Logic for In-Memory Computing


Digital representation of memristor

11

Current & next state



Finite state machine (FSM)



State equation

$$\Rightarrow Q_{n+1} = Q_n A + Q_n \bar{B} + A \bar{B}$$




MOL logic design

12

► Derived logic cases

$$Q_{n+1} = Q_n A + Q_n \bar{B} + A \bar{B} \quad \Rightarrow \quad Q_{n+1} = \begin{cases} Q_n + A, & B = 0, & \text{case : 1} \\ Q_n A, & B = 1, & \text{case : 2} \\ Q_n + \bar{B}, & A = 0, & \text{case : 3} \\ Q_n \bar{B}, & A = 1, & \text{case : 4} \\ A \bar{B}, & Q_n = 0, & \text{case : 5} \\ A + \bar{B}, & Q_n = 1, & \text{case : 6} \end{cases}$$

MOL operations



MOL – Memristor Overwrite Logic for In-Memory Computing


MOL logic design

13

- MOL on a vector of bits

MOL-OR

- Write
- Overwrite (while selecting by 0)



MOL – Memristor Overwrite Logic for In-Memory Computing


MOL logic design

14

- MOL on a vector of bits

MOL-AND

- Write
- Overwrite (while selecting by 1)





MOL – Memristor Overwrite Logic for In-Memory Computing

MOL logic design

15

► MOL in crossbar array

- Write new data bits
- Overwrite the already stored data bits



OUTLINE

1. Context and Motivation
2. Memristor-based logic design
3. MOL – Memristor Overwrite Logic for In-Memory Computing
4. **Proposed computational memory**
5. MOL-based In-memory DNN
6. Conclusion and future work




Proposed computational memory


MOL-based computational memory

17

► 1M MOL architecture



► 1T1M MOL architecture



► Four modes:

1. Write mode
2. Overwrite mode
3. Read mode
4. Idle mode

Proposed computational memory


MOL-based computational memory

18

► Drivers

- Efficiently shared to all **memristive cells**
- Efficiently shared between **storage** and **computation**

☹ **Supports only logic accumulation of newly arriving bits**




Proposed computational memory

MOL-based computational memory

19

- ▶ Two coupled MOL-memories
 - Two interconnected MOL-memory blocks
 - Perform MOL **between any two wordlines**



Proposed computational memory


MOL-based computational memory

20

► Performing arithmetic tasks

- At each time step, either **storage** or **computation**
- An arithmetic task (**Macro-Instruction**) is broken into several MOL operations (**Micro-instructions**)
- A **processing area** is reserved for computation
- **Dynamically changed** to maintain uniform endurance of cells

More than 30 micro-instructions are supported




OUTLINE

1. Context and Motivation
2. Memristor-based logic design
3. MOL – Memristor Overwrite Logic for In-Memory Computing
4. Proposed computational memory
5. **MOL-based In-memory DNN**
6. Conclusion and future work



Convolution process in neural networks



Input Data



Neuron Weights

Output Equations

$$[X_0 \ X_1 \ \dots \ X_{K-1}] * \begin{bmatrix} A_0 & B_0 & C_0 \\ A_1 & B_1 & C_1 \\ \vdots & \vdots & \vdots \\ A_{K-1} & B_{K-1} & C_{K-1} \end{bmatrix} = \begin{bmatrix} Y_A = X_0 A_0 + X_1 A_1 + \dots X_{K-1} A_{K-1} \\ Y_B = X_0 B_0 + X_1 B_1 + \dots X_{K-1} B_{K-1} \\ Y_C = X_0 C_0 + X_1 C_1 + \dots X_{K-1} C_{K-1} \end{bmatrix}$$

- Number of MAC is proportional to the size of the network
- For large DNN**, implies intensive data movement between memory and processing cores
- Inefficient in terms of time and energy**

► Multiply and Accumulate (MAC) process





Significant number of
computational steps (bottleneck)

Need for an optimized **MAC**
process inside memory

► MOL-based In-memory DNN computing

Realization of Partial product

- Initialize all cells to the logic zero
- Vector A and an inverted vector B are fed to the columns and rows




MOL – based in-memory DNN


DNN in-memory

► MOL-based In-memory DNN computing

MOL-memory with Updated drivers



Computational memory (CMEM)



► MOL-based In-memory DNN computing


Addition of Partial product

- $M \times N$ multiplication requires $(M - 1)(6N + 1)$ cycles

Use the method of carry save adder (CSA):

- Provides a 3:2 operands reduction
- Fixed latency
- Number of cycles reduced to $C = 13(M - 2) + 6N + 1$

CSA in a tree-like structure




► MOL-based In-memory DNN computing

CMEM-based DNN architecture

- Interconnected CMEM blocks
- Each CMEM compute the output of a single neuron
- Parallel execution is possible

$$\text{Total latency} = (C + 15)K + 6(N + M) + 1$$







OUTLINE



1. Context and Motivation
2. Memristor-based logic design
3. MOL – Memristor Overwrite Logic for In-Memory Computing
4. Proposed computational memory
5. MOL-based In-memory DNN
6. Conclusion and future work



- ✓ Novel architecture design for **in-memory DNN** applications
- ✓ Programmable and allows to execute any sequence of arithmetic tasks including **MAC**
- ✓ Computation is performed based on our proposed **MOL design style**
- ✓ Addresses the inefficiency of moving data between memory and processing cores which is **time** and **energy** consuming.



- ▶ **Control unit** and the associated micro-operations synthesis tool
- ▶ Perform DNN on **real dataset** such as CIFAR-10 or MNIST
- ▶ Performance evaluation and **comparison** with state-of the art CPU and GPU implementations.



Thank you for your attention