

Weight Isolation-based Binarized Neural Networks Accelerator

Zhangkong Xian, Hongge Li*, Yuliang Li, School of Electronic Information Engineering
Beihang University, Beijing, China



I. Background and Introduction

- II. Content of the Study
 - 2.1 Binarization Method
 - 2.2 Design of the Computing Core
 - 2.3 Data Reuse
 - 2.4 Weight Isolation Logic
 - 2.5 Hardware Implementation

III. Summary

1. Background

Number of full connected layer

operations

Number of full connected layer

parameters

Total number of operations

Total number of parameters



2.05 M

2.05 M

11.3 G

60 M

- Convolutional neural networks (CNN) have demonstrated state-of-the-art results in many fields, such as image classification, object detection, and even

58.6 M

58.6 M

724 M

61 M

artificial intelligence forCNN usually need large	0		•	wer.	
Networks	AlexNet	VGG16	VGG19	ResNet152	_
Number of convolutional layer operations	666 M	15.3 G	19.5 G	11.3 G	

INCLWOIKS	Alexider	AGGIO	VGG1 9	VEZIVETTO
Number of convolutional layer operations	666 M	15.3 G	19.5 G	11.3 G

Number of convolutional layer operations	666 M	15.3 G	19.5 G	11.3 G
Number of convolutional layer parameters	2.33 M	14.7 M	20 M	58 M

124 M

124 M

15.5 G

138 M

124 M

124 M

19.6 G


144 M

Networks	AlexNet	VGG16	VGG19	ResNet152
Number of convolutional layer operations	666 M	15.3 G	19.5 G	11.3 G
Number of convolutional layer	2 33 M	1 <i>4</i> 7 M	20 M	58 M

Networks	AlexNet	VGG16	VGG19	ResNet152
Number of convolutional layer operations	666 M	15.3 G	19.5 G	11.3 G

1. Background





- Model compression and hardware implementation methods :
 - Binarized Neural Network (BNN) based ASIC/FPGA
- Some shortcoming of conventional BNN with (-1, +1):
 - > Conventional BNN methods need to be more hardware-friendly
 - > BNN accelerators need to be more energy efficiency
 - Existing hardware does not take full advantage of BNN




- I. Background and Introduction
- II. Content of the Study
 - 2.1 Binarization Method
 - 2.2 Computing Core
 - 2.3 Data Reuse
 - 2.4 Weight Isolation Logic
 - 2.5 Hardware Implementation

III. Summary

2.1 Binarization Method



• BNN Convolutional Layer Operations :



- Traditional Neural Network Binarization Methods [Courbariaux 2016]
 - \rightarrow +1: $x \ge 0$; -1: x < 0
 - Using bit operation instead of multiplier
 - Using counter instead of adder
- Some shortcoming of conventional BNN with (-1, +1) :
 - > Requires subtraction in BNN circuit
 - > If counter is used to sum, additional operation are required
 - Resource efficiency, Power Consumption

2.1 Binarization Method




Binarization method proposed

Binarize(x) =
$$\begin{cases} 1 & x > 0 \\ 0 & x \le 0 \end{cases}$$

- > The data quantized as (0,1) is used in the circuit
- > Subtraction step is not required
- Using bit operation and pop-counter

• The precision of the two methods is simulated in the same condition.

Dataset	MNIST
Formwork	Pytorch
Network	Lenet-5
Epoch	100






- I. Background and Introduction
- II. Content of the Study
 - 2.1 Binarization Method
 - 2.2 Computing Core
 - 2.3 Data Reuse
 - 2.4 Weight Isolation Logic
 - 2.5 Hardware Implementation
- III. Summary

2.2 Computing Core



Process Element (PE)



- > To keep the data bit widths consistent with the 8 bits of the input layer, each computing unit uses 8 parallel AND gates
- > Use AND gate instead of multiplier for the convolution operation
- > Use pop-counter to sum the parts and then add up the final convolution
- > BN layer include the comparator and inverter

2.2 Computing Core



PE Array




Image tiling

 32×32 input image is cut into $(14\times14)\times9$ of sub-images to avoid large array design and reduce resource consumption.


> 10×10 PE array


Calculate 14×14 image at one time, 9 cycles to complete a 32×32 image calculation.

2.2 Computing Core



Computing arrays :





- > 18 reconfigurable computing arrays
- ➤ **Input layer**: The number of output features is 6, assign 3 arrays to calculate an output feature map.
- ➤ **Hidden layer**: The number of output features is 16, one output feature map is calculated for each array.



- I. Background and Introduction
- II. Content of the Study
 - 2.1 Binarization Method
 - 2.2 Computing Core
 - 2.3 Data Reuse
 - 2.4 Weight Isolation Logic
 - 2.5 Hardware Implementation
- III. Summary

2.3 Data reuse



Input Layer


- > Each feature map data is 8 bits
- Each splicing module is used for one line of PE data transfer
- FIFO is used for temporary storage of reuse data
- For 5x5 kernel, data reuse rate :

$$> 1 - \frac{(25+5*9)*10}{100*25} * 100\% = 72\%$$

Cycle	PE ₀₀	PE ₁₀	PE_{20}		PE ₈₀	PE ₉₀
cycic	1	1	1		1	1
1	\mathbf{F}_{11}	F_{21}	\mathbf{F}_{31}		\mathbf{F}_{91}	$\mathbf{F}_{\mathtt{sl}}$
2	\mathbf{F}_{12}	F ₂₂	\mathbf{F}_{32}		\mathbf{F}_{92}	F ₈₂
3	F ₁₃	F ₂₃	\mathbf{F}_{33}		\mathbf{F}_{93}	F _{s3}
4	F14/	$/\mathbf{F}_{24}$	\mathbf{F}_{34}	•••	F ₉₄ /	\mathbf{F}_{a4}
5	$\mathbf{F}_{1\sharp}$	F ₂₅	\mathbf{F}_{35}		F ₉₅	$\mathbf{F}_{\mathfrak{s}5}$
6	$F_{21}/$	\mathbf{F}_{31}	\mathbf{F}_{41}		$\mathbf{F}_{\mathtt{sl}}$	$\mathbf{F}_{\mathtt{b1}}$
7	\mathbf{F}_{22}	\mathbf{F}_{32}	\mathbf{F}_{42}		\mathbf{F}_{s2}	\mathbf{F}_{b2}
8	\mathbf{F}_{23}	\mathbf{F}_{33}	F_{43}		$\mathbf{F}_{\mathbf{a}3}$	\mathbf{F}_{b3}
9	\mathbf{F}_{24}	\mathbf{F}_{34}	\mathbf{F}_{44}		\mathbf{F}_{a4}	$\mathbf{F}_{\mathbf{b4}}$
10	\mathbf{F}_{25}	\mathbf{F}_{35}	\mathbf{F}_{45}		\mathbf{F}_{a5}	$\mathbf{F}_{\mathbf{b}5}$
11	\mathbf{F}_{31}	\mathbf{F}_{41}	\mathbf{F}_{51}		\mathbf{F}_{b1}	$\mathbf{F}_{\mathbf{c}1}$
12	\mathbf{F}_{32}	F_{42}	\mathbf{F}_{52}		\mathbf{F}_{b2}	$\mathbf{F}_{\mathbf{c}2}$
13	\mathbf{F}_{33}	\mathbf{F}_{43}	\mathbf{F}_{53}		\mathbf{F}_{b3}	\mathbf{F}_{c3}
14	\mathbf{F}_{34}	\mathbf{F}_{44}	\mathbf{F}_{54}		\mathbf{F}_{b4}	\mathbf{F}_{c4}
15	\mathbf{F}_{35}	F_{45}	\mathbf{F}_{55}		\mathbf{F}_{b5}	\mathbf{F}_{c5}
16	\mathbf{F}_{41}	\mathbf{F}_{51}	\mathbf{F}_{61}		\mathbf{F}_{c1}	$\mathbf{F}_{\mathtt{d}1}$

Data From Buffer: Black Color Reused Data: Other Colors Kenel Size: 5*5

Feature Map



PE Array

2.3 Data reuse

Hidden Layer

- > Each feature map data is 1 bit
- > Each splicing module is used for one line of PE data transfer
- > No FIFO is used for temporary data storage
- For 5x5 kernel, data reuse rate :

$$1 - \frac{(25+8\times9+7)\times10}{100\times25} \times 100\% = 58.4\%$$

```
Algorithm 1: Data Reuse
     Clk: Calculation cycle
```

end if

end for end for

Note:

Ct: Concatenation modules Ct num: the number of data concatenation modules t: for input layer, t is the tile number of input image; for hidden layer, t is the number of input fmaps k: for input layer, k = kenel size; for hidden layer, k = 1j: for input layer, j = k*k; for hidden layer, j = [k * k/8]

for loop = 1 to t do for Clk = 1 to j do if $Clk \le k$ then for i = 1 to Ct num do Ct_i read data from DRAM end for else if Clk > k do if i = Ct num do Ct; read data from DRAM else if i = Ct num-1 do input layer: Ct_i read data from DRAM hidden layer: Cti read data from DRAM and Cti+1 else do for i = 1 to Ct num-2 do input layer: Ct_i read data from FIFO hidden layer: Ct_i read data from Ct_{i+1}, Ct_{i+2} end for end if



- I. Background and Introduction
- II. Content of the Study
 - 2.1 Binarization Method
 - 2.2 Computing Core
 - 2.3 Data Reuse
 - 2.4 Weight Isolation Logic
 - 2.5 Hardware Implementation
- III. Summary

2.4 Weight Isolation Logic



• If the weight is 0, the transmission of the image data is invalid

After the data in the CNN is binarized to (0,1), when the weight is 0, the result of this operation is also 0, where the image data has no effect on the convolutional result

Percentage of weight 0 in each layer of the BNN


Layers	Conv1	Conv2	FC1	FC2	FC3	Average
0-ratio	79.3%	81.1%	79.9%	81.2%	57.3%	75.8%

➤ With an average weight of 75.8% to 0, then, there are many invalid data transfers

2.4 Weight Isolation Logic



- The weights as control signal controls whether the image data to transmit.
- Reduced signal send rate to realize low power consumption






- I. Background and Introduction
- II. Content of the Study
 - 2.1 Binarization Method
 - 2.2 Computing Core
 - 2.3 Data Reuse
 - 2.4 Weight Isolation Logic
 - 2.5 Hardware Implementation
- III. Summary

2.5 Hardware Implementation









Throughput≈3.4 TOPS@500MHz; Power=2.08W@FPGA

2.5 Hardware Implementation

82988

9086

8.8

109.5

1033

LUT Used

FF Used

Performance (GOPS)

Power(W)

GOPS/KLUT

Efficiency (GOPS/W)

1952 U N

65413

54891

3378

2.08

51.7

1624

	<u>-</u>							
COMPARISON OF PREVIOUS WORKS								
BNN	FPGA 2017	NC 2018	JCSC 2019	VLSI 2019	ISCAS 2020 This work			
Platform	ZYNQ	Stratix-V	ZYNQ	Vertex-485T	Vertex-690T			
Precision	1bit weight	1bit	1bit	1bit weight	1bit			
Dataset	MNIST	MNIST	SVHN	PASCAL VOC	MNIST			
Frequency (MHz)	200	150	-	200	500			
DSP Used	-	384	-	272	-			
BRAM Used (18Kb)	396	2210	103	1214	23			

12219

26.2

466

29600

2236

3.2

75.5

699

104700

140100

4420

14.72

42.2

300



- I. Background and Introduction
- II. Content of the Study
 - 2.1 Binarization Method
 - 2.2 Computing Core
 - 2.3 Data Reuse
 - 2.4 Weight Isolation Logic
 - 2.5 Hardware Implementation

III. Summary

3. Summary



- Hardware sparse architecture based on the weight isolation is proposed for high efficiency binary neural network
- New algorithm of the data reuse to decrease the access to off-chip is proposed
- Weights and activations are constrained to either 0 or 1
- The accelerator realizes high throughput, 58.8% decrease of data access, and 1.624 TOPS/W high energy efficiency based on FPGA.



Thanks!

Q&A