





# Memristor Overwrite Logic (MOL) for Energy-Efficient In-Memory DNN



Khaled Alhaj Ali, Mostafa Rizk, Amer Baghdadi, Jean-Philippe Diguet, Jalal Jomaah

2020 IEEE International Symposium on Circuits & Systems Virtual, October 10-21, 2020











- 1. Context and Motivation
- 2. Memristor-based logic design
- 3. MOL Memristor Overwrite Logic for In-Memory Computing
- 4. Proposed computational memory
- 5. MOL-based In-memory DNN
- 6. Conclusion and future work





- 1. Context and Motivation
- Memristor-based logic design
- 3. MOL Memristor Overwrite Logic for In-Memory Computing
- 4. Proposed computational memory
- 5. MOL-based In-memory DNN
- 6. Conclusion and future work



#### 4

### **Cloud and Edge computing**

Cloud computing

Raw data


Storage
Computation
Analytics

Cloud

Device

Does not ensure the required real time response





Slow processing speed and high energy consumption







### From Von Neumann to in-memory computing

- ► Intensive data transfer between memory and CPU/GPU
- ► Large size of the processed data





#### In-memory computing









- 1. Context and Motivation
- 2. Memristor-based logic design
- 3. MOL Memristor Overwrite Logic for In-Memory Computing
- 4. Proposed computational memory
- 5. MOL-based In-memory DNN
- 6. Conclusion and future work




### **Basics of memristor technology**

- Recent development of new non-volatile memory technologies (Memristor)
  - Theoretically predicted in 1971 by Chua
  - Received attention in 2008 (HP labs)
  - Triggered many efforts to explore their use in different applications





Basic operation

#### Memorize last resistance state















### Limitations of existing logic design styles

- IMPLY and MAGIC-NOR:
  - Partial switching in IMPLY
  - State drift in IMPLY and MAGIC
  - Requirement of memristive devices with high R<sub>OFF</sub> /R<sub>ON</sub> ratio
- B High number of computational cycles












- 1. Context and Motivation
- 2. Memristor-based logic design
- 3. MOL Memristor Overwrite Logic for In-Memory Computing
- 4. Proposed computational memory
- 5. MOL-based In-memory DNN
- 6. Conclusion and future work



### Digital representation of memristor


Non sufficient magnitude or duration of the bias

#### Partial resistance switching



V > Vth and T > Tmin

#### **Binary resistance switching**




We are able to define the internal state of the memristor in digital domain






### Digital representation of memristor

#### **Current & next state**





#### Finite state machine (FSM)



#### **State equation**





Derived logic cases

$$Q_{n+1} = Q_n A + Q_n \bar{B} + A \bar{B}$$




$$Q_{n+1} =$$


$$Q_{n+1} = \begin{cases} Q_n + A \;, & B = 0, & case : 1 \\ Q_n A \;, & B = 1, & case : 2 \\ Q_n + \overline{B} \;, & A = 0, & case : 3 \\ Q_n \overline{B} \;, & A = 1, & case : 4 \\ A \overline{B} \;, & Q_n = 0, & case : 5 \\ A + \overline{B} \;, & Q_n = 1, & case : 6 \end{cases}$$

### **MOL** operations


(MOL-OR)




(MOL-AND)




(MOL-OR-NOT)




(MOL-AND-NOT)



(CRS)



(CRS)







MOL on a vector of bits

#### **MOL-OR**

- Write
- Overwrite (while selecting by 0)











MOL on a vector of bits

#### **MOL-AND**

- Write
- Overwrite (while selecting by 1)










- ► MOL in crossbar array
- Write new data bits
- Overwrite the already stored data bits











- 1. Context and Motivation
- 2. Memristor-based logic design
- 3. MOL Memristor Overwrite Logic for In-Memory Computing
- 4. Proposed computational memory
- 5. MOL-based In-memory DNN
- 6. Conclusion and future work



#### ▶ 1M MOL architecture



#### ▶ 1T1M MOL architecture



#### ► Four modes:


- 1. Write mode
- 2. Overwrite mode
- 3. Read mode
- 4. Idle mode



- Drivers
  - Efficiently shared to all memristive cells
  - Efficiently shared between storage and computation

Supports only logic accumulation of newly arriving bits

Isolate/Connect



Bit-line driver


Write/Overwrite



Lab-STICC

Isolation driver

- Two coupled MOL-memories
  - Two interconnected MOL-memory blocks
- Perform MOL between any two wordlines








- Performing arithmetic tasks
  - At each time step, either storage or computation
  - An arithmetic task (Macro-Instruction) is broken into several
     MOL operations (Micro-instructions)
  - A processing area is reserved for computation
  - Dynamically changed to maintain uniform endurance of cells

More than 30 micro-instructions are supported








- 1. Context and Motivation
- 2. Memristor-based logic design
- 3. MOL Memristor Overwrite Logic for In-Memory Computing
- 4. Proposed computational memory
- 5. MOL-based In-memory DNN
- 6. Conclusion and future work



### **Convolution process**

#### **Convolution process in neural networks**



Input Data	Neuron Weights			Output Equations
	Г А.	$R_{\circ}$	<i>C</i> 。1 г	$V - V A \perp V A \perp V$

$$[X_0 \ X_1 \dots \ X_{K-1}] * \begin{bmatrix} A_0 & B_0 & C_0 \\ A_1 & B_1 & C_1 \\ A_{K-1} & B_{K-1} & C_{K-1} \end{bmatrix} = \begin{bmatrix} Y_A = X_0 A_0 + X_1 A_1 + \cdots X_{K-1} A_{K-1} \\ Y_B = X_0 B_0 + X_1 B_1 + \cdots X_{K-1} B_{K-1} \\ Y_C = X_0 C_0 + X_1 C_1 + \cdots X_{K-1} C_{K-1} \end{bmatrix}$$


- Number of MAC is proportional to the size of the network
- For large DNN, implies intensive data movement between memory and processing cores
- Inefficient in terms of time and energy






### **Convolution in-memory**

Multiply and Accumulate (MAC) process



#### Multiplication



Need for an optimized **MAC** process inside memory

Significant number of

computational steps (bottleneck)







MOL-based In-memory DNN computing

#### **Realization of Partial product**

- Initialize all cells to the logic zero
- Vector A and an inverted vector B are fed to the columns and rows










MOL-based In-memory DNN computing


MOL-memory with **Updated drivers** 





Memristor Overwrite Logic (MOL) for Energy-Efficient In-Memory DNN

#### **Computational memory (CMEM)**



MOL-based In-memory DNN computing


#### **Addition of Partial product**

-  $M \times N$  multiplication requires (M-1)(6N+1) cycles

#### Use the method of carry save adder (CSA):

- Provides a 3:2 operands reduction
- Fixed latency
- Number of cycles reduced to C = 13(M-2) + 6N + 1

#### CSA in a tree-like structure








MOL-based In-memory DNN computing

#### **CMEM-based DNN architecture**

- Interconnected CMEM blocks
- Each CMEM compute the output of a single neuron
- Parallel execution is possible

 $Total\ latency = (C+15)K + 6(N+M) + 1$ 








- 1. Context and Motivation
- 2. Memristor-based logic design
- 3. MOL Memristor Overwrite Logic for In-Memory Computing
- 4. Proposed computational memory
- 5. MOL-based In-memory DNN
- 6. Conclusion and future work




### Conclusion


✓ Novel architecture design for in-memory DNN applications




✓ Programmable and allows to execute any sequence of arithmetic tasks including MAC



✓ Computation is performed based on our proposed MOL design style



✓ Addresses the inefficiency of moving data between memory and processing cores which is **time** and **energy** consuming.









#### **Future works**

Control unit and the associated micro-operations synthesis tool



Perform DNN on real dataset such as CIFAR-10 or MNIST



Performance evaluation and comparison with state-of the art CPU and GPU implementations.







## Thank you for your attention



