

Low Voltage Low Power CMOS Four-Quadrant Analog Multiplier for Neural Network Applications

Gianluca Colli, F. Montecchi*

Neural Network Design Group - Central R&D

SGS-THOMSON Microelectronics - Via Olivetti 2 - Agrate Brianza MI (ITALY)

* Dept of Electrical Engineering - University of Pavia (ITALY)

Abstract—A new low power CMOS four quadrant analog multiplier based on the operation of MOS transistors in linear region is presented. The simulated performances prove that it is possible to achieve an high input to supply ratio without a considerable amount of biasing current. Unlike almost all other designs of Four Quadrant Multiplier in literature, this circuit allows a very low power dissipation (6 μ W for cell) using both low biasing current (4 μ A) and a 1.5V supply. These properties make this circuit very suitable for ANN applications as a precise weighting synapse and for low power analog signal processing for portable applications.

The circuit achieves an high linearity (less than 40dB of $V_{in}/b=1.5 \text{ V}_{pp}@200\text{KHz}$) and a small area occupied ($94\mu\text{m} \times 88\mu\text{m}$ with bias section included).

I. INTRODUCTION

Four quadrant analog multiplier are important building blocks in the construction of many signal processing circuits such as correlators, convolvers, adaptive filters and function generators. They are also applied to modulation, frequency translation, PLL, and Automatic Gain Controlling (AGC). In these last years, this particular non linear analog building block has gained more and more importance, especially in the field of Artificial Neural Network as weighting synapse. There are many different approaches for implementing four quadrant analog multiplier in CMOS technology: some of these ones have been realised on a modified Gilbert cell [2], which was originally implemented with bipolar transistors [1], applying the variable transconductance technique. Others are based on the square-algebraic identity [3,5] that can be easily performed using the square law characteristics of MOS devices working in saturation mode, or on the current-voltage characteristics of MOS devices working in triode region [4]. Then other multipliers using the quarter square technique, pulse width modulation technique and Switched Capacitors technique are reported. Recently analog multipliers that take advantage of BiCMOS technology have been presented achieving very good performances in terms of high frequency operations and very low total harmonic distortion [6,7]. The main disadvantages of the mentioned circuits, in the light of a possible application in ANN chips, are generally the single cell size and the stand by dissipated power in relationship with wide input range and output linearity, disadvantages that make the greater part of the

proposed circuits useless in big synapses arrays in the design of neural network architecture. The new proposed circuit topology may be used, for its intrinsic characteristics, in any applications mentioned above, but, in this case, it has been designed specifically with the requirements for large scale integration, essential for neural networks. The main characteristics kept in mind in the designing has been the modularity, the single cell area, the dynamic range, speed and especially power dissipation. Even if it not important for ANN applications, a good linearity performance is achieved.

II. PRINCIPLE OF OPERATION AND DESIGN OF THE CMOS MULTIPLIER

The proposed multiplier is shown in Fig. 1.

The circuit uses as inputs differential signals [M1- M8] with the same common mode voltage, and the multiplying function is obtained by the difference of the output currents (I_{out+} , I_{out-}).




Fig. 1: Full circuit diagram of proposed circuit

It is a single transconductance stage using four cross-coupled current branches, each one composed of three pipelined n-ch transistors, the first two devices are forced to operate in triode region by a n-ch transistor connected in diode configuration [Md], instead the third one has been sized to work in sub threshold region [Mb1-Mb4] to reduce as well as possible its overdrive voltage and, at the same

time, to reduce the source impedance at very low current level with the aim to have good current buffers, in comparison with a device operating in saturation mode. The sum of V_{ds} of the first two transistors is established by the overdrive voltage of the diode that is fixed by a biasing current: in this way drain-source voltage of the input transistors are kept ever less than the correspondent overdrive guaranteeing the linear region operation of the devices. To increase the dynamic range of the input devices, they have been sized with a channel length bigger than width. The principle of operation of the multiplier is based on the self-modulation of the V_{ds} of the transistors working in linear region. This effect causes a variation of the equivalent transconductance of each branch, with the result to achieve an output current from each current buffer depending from both inputs. The second and third order non linearity are removed, or became trascurable, by the mean of the output cross-coupling. Calculating the difference of the output currents, using the I-V equation for Mos transistor in triode, it possible to demonstrate the multiplying function of the circuit. In Fig. 2 a single branch of the multiplier is shown.




Fig. 2: Single Branch Multiplier schematic

The drain current of an nMOS transistor operating in linear region

$$I_d = K \left[(V_{gs} - V_{th})V_{ds} - \frac{V_{ds}^2}{2} \right] \quad [1]$$

Where K , V_{gs} , V_{ds} , and V_{th} are the transconductance parameter, the gate-to-source voltage, the drain-to-source voltage and the threshold voltage, respectively.

Applying the equation (1) to the structure in Fig. 2, and neglecting the quadratic term (in fact the V_{ds} of the devices, fixed by the overdrive voltage of the diode, results less of a factor 20 respect the correspondent overdrive voltage) results

$$I_d = K_1 \left[\left(V_{cm} + \frac{V_x}{2} - V_{th} - V_a \right) (V_b - V_a) \right] \quad [2]$$

Where:

$$V_a = I_d * R + V_s \quad V_b = V_{pol} + V_s$$

and

$$R(V_y) = \frac{1}{K_2 \left(\frac{V_y}{2} + V_{cm} - V_s - V_{th} \right)} \quad [3]$$

$$V_{pol} \approx V_{ov}, M_d = \sqrt{\frac{I_{pol}}{K_d}} \quad [4]$$

Combining the equations (1,2,3,4) the output current of a single branch is obtained

$$I_d = K_1 \frac{\left(V_{cm} + \frac{V_x}{2} - V_{th} - V_s \right)}{K_1 \left(V_{cm} + \frac{V_x}{2} - V_{th} - V_s \right) + 1 + \frac{K_2 \left(V_{cm} + \frac{V_y}{2} - V_{th} - V_s \right)}{K_1 \left(V_{cm} + \frac{V_x}{2} - V_{th} - V_s \right)}} \quad [5]$$

where V_{cm} is input common mode voltage and V_{pol} is the overdrive of the diode. From eqn. (5), making the necessary simplifications and assuming $K_1 = K_2 = K$, and $V_d = V_{cm} - V_{th} - V_s = \text{constant}$, the four output currents are derived

$$I\left(\frac{V_x}{2}, \frac{V_y}{2}\right) = K \frac{\left(\frac{V_x}{2} + V_d\right)\left(\frac{V_y}{2} + V_d\right)}{2V_d + \left(\frac{V_x}{2} + \frac{V_y}{2}\right)} V_{pol} \quad [6]$$

$$I\left(\frac{V_x}{2}, -\frac{V_y}{2}\right) = K \frac{\left(\frac{V_x}{2} + V_d\right)\left(V_d - \frac{V_y}{2}\right)}{2V_d + \left(\frac{V_x}{2} - \frac{V_y}{2}\right)} V_{pol} \quad [7]$$

$$I\left(-\frac{V_x}{2}, \frac{V_y}{2}\right) = K \frac{\left(-\frac{V_x}{2} + V_d\right)\left(\frac{V_y}{2} + V_d\right)}{2V_d + \left(-\frac{V_x}{2} + \frac{V_y}{2}\right)} V_{pol} \quad [8]$$

$$I\left(-\frac{V_x}{2}, -\frac{V_y}{2}\right) = K \frac{\left(-\frac{V_x}{2} + V_d\right)\left(V_d - \frac{V_y}{2}\right)}{2V_d + \left(-\frac{V_x}{2} - \frac{V_y}{2}\right)} V_{pol} \quad [9]$$

The difference of the output currents results:

$$\begin{aligned} \Delta I_{out} &= I_{out}^+ - I_{out}^- = \\ &= \left[I\left(\frac{V_x}{2}, \frac{V_y}{2}\right) + I\left(-\frac{V_x}{2}, \frac{V_y}{2}\right) \right] - \left[I\left(-\frac{V_x}{2}, -\frac{V_y}{2}\right) + I\left(\frac{V_x}{2}, -\frac{V_y}{2}\right) \right] \end{aligned} \quad [10]$$

Substituting eq.(6,7,8,9) in eq. (10) the ΔI_{out} value is obtained:

$$\Delta I_{out} = KV_{pol} \frac{4Vd^3 - 2Vd(Vx^2 + Vy^2)}{16Vd^4 - 8Vd^2(Vx^2 + Vy^2) + (Vx^2 - Vy^2)^2} [4VxVy] \quad [11]$$

Considering that

$$8Vd(Vx^2 + Vy^2) \gg (Vx^2 - Vy^2)^2 \quad [12]$$

is valid for every Vx and Vy in the respective input voltage range, and after some calculations and substitutions, the following equation demonstrates the multiplying operation of the proposed circuit:

$$\Delta I_{out} = K \frac{\sqrt{\frac{I_{pol}}{Kd}}}{4(V_{cm} - V_{th} - V_s)} (VxVy) \quad [13]$$

SIMULATION RESULTS

The proposed circuit has been simulated using the simulator ELDO version 4.1 with LEVEL3 models. The device sizes and bias condition are shown in Tab.1.

It is important to remark that n-ch low threshold devices has been used. Fig.3a plots the DC transfer characteristics of the multiplier with Vb as parameter and sweeping Va input in the 0-2.5 Vpp range. A similar characteristic is obtained with Va is used as parameter (Fig.3b). Fig.4 shows the Total Armonic Distortion (THD) as a function of a sinusoidal Input Voltage with 1.2Vpp amplitude, varying the other differential input (DC) in the range 0 - 2.5Vpp. The Fig.6 shows the simulation of the performance of the multiplier as a frequency doubler. The input signals are two in-phase 10KHz sine wave of 0.5 Vpp and the output is a sine wave of twice of input frequency. The fig.7 demonstrate the use of the multiplier as an amplitude modulator: in the simulation a 5khz sine wave is modulated by a 100khz sine wave. Also the simulated spectrum of the output signal is given. All these simulations has been done using a circuit bias with real current mirror. In Fig.5 the layout of the single cell plus Bias Circuitry is given. In conclusion in Tab.2 all the simulated performances of the new four quadrant analog multiplier are summarised.

Bias Conditions	
Vsupply	1.5Vpp
Ibias_pol1	3.5μA
Ibias_pol2	500nA

Device Size	
M1-M8	2.5/30
Mb1-Mb4	30/1
Md	5/5
Mpol1	30.8/5
Mpol2	10/2

Tab. 1: Bias Conditions and Device size

Performance of the Multiplier

Power Dissipated	6μW
Vsupply	1.5V
Area for cell	94μm x 64μm
Input Voltage Range	-2.5-2.5 Vpp
THD(at 200Khz)	-40dB
Banwidth for Vx and Vy	600Khz
Output Range(in current)	0-500nA

Tab.2: Performance

CONCLUSION

A new four quadrant analog multiplier for very low power, low voltage application, having a simple configuration, a small size area occupied (94μm x 64μm), and good performances in term of linearity and power consumption, has been described. The circuit achieves also a wide input voltage range (from -2.5 to 2.5 Peak-to-Peak Voltage) thank to the input devices working in triode region.

The THD of the difference output current is less than -40dB for an 1.5Vpeak to peak sinusoidal input voltage (freq=200KHz) and the other at 1.2Vpp (DC), and the Total Power dissipation is 6μW for each cell with 1.5Vsupply. These properties with the high modularity and small size of the complete cell makes the circuit very suitable for Neural Network Application such as multilayer Perceptron and Hopfield' s network. The circuit has been integrated in a 0.7μm double metal, single poly CMOS process with n-ch and p-ch low threshold transistors.

ACKNOWLEDGEMENT

This work has been partially supported by the Piano Nazionale per la Bioelettronica and has been developed in collaboration with the University of Pavia. The author would like to thank Alan Kramer and Pierluigi Rolandi for the opportunity given to integrate the circuit.

REFERENCES

- [1] "A precise Four-Quadrant Multiplier with subnanosecond response" Barrie Gilbert - IEEE JSSC, vol. SC-3, pp365-373, Dec. 1968
- [2] "A 20V Four Quadrant CMOS Analog Multiplier" J.N.Babanezhad, Gabor Tames - IEEE JSSC, vol. SC-20. No.6, Dec. 1985
- [3] "A CMOS Four Quadrant Analog Multiplier Using Simple Two input squaring circuits with Source followers" Ho-Jun Song, Choong-Ki Kim - IEEE JSSC, vol. SC-25. No.3, jun. 1990
- [4] "New Four-Quadrant CMOS Analogue Multiplier " Y. H. Kim, S. B. Park - Electr. Letters 19th November 1987 Vol. 23 No. 24
- [5] " Wide Dynamic Range Four-Quadrant CMOS Analog Multiplier Using Linearized Trasconductance Stages" S. L Wong, et al. -IEEE JSSC, vol. SC-21. No.6, Dec. 1986
- [6] " A 100 Mhz 4mV Four-Quadrant BiCMOS Analogue Multiplier " M. Franciotta, G. Colli, R. Castello - ESSCIRC Ulm 1994
- [7] " Four Quadrant CMOS/BiCMOS multiplier using Linear region MOS transistor "C. Abel, S. Sakurai, F. Larsen, M. Ismail - ISCAS, London 1994




Fig.3a: DC transfer characteristics (V_a sweeping in the range -2.5-2.5 Vpp and V_b at fixed values)




Fig.3b: DC transfer characteristics (V_b sweeping in the range -2.5-2.5 Vpp and V_a at fixed values)




Fig.4: Total Harmonic Distortion Performances




Fig.5: Layout analog Multiplier Cell plus Bias Circuitry




fig. 6 Frequency Doubler Operation
($F_s=10\text{KHz}$, $V_{pp,in}=0.5\text{V}$)




fig.7 AM modulation Example ($F_{carry}=5\text{KHz}$, $F_s=100\text{KHz}$)