











SN74AUP1G17

SCES579J - JUNE 2004-REVISED SEPTEMBER 2017

SN74AUP1G17 Low-Power Single Schmitt-Trigger Buffer

Features

- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption $(I_{CC} = 0.9 \mu A Maximum)$
- Low Dynamic-Power Consumption $(C_{pd} = 4.4 \text{ pF Typical at } 3.3 \text{ V})$
- Low Input Capacitance ($C_i = 1.5 \text{ pF Typical}$)
- Low Noise Overshoot and Undershoot <10% of V_{CC}
- Ioff Supports Partial-Power-Down Mode Operation
- Includes Schmitt-Trigger Inputs
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $t_{pd} = 5.1 \text{ ns Maximum at } 3.3 \text{ V}$
- Suitable for Point-to-Point Applications

Applications

- Grid Infrastructure
- PC & Notebooks
- **Tablets**
- Factory Automation & Control
- Gaming
- Server

Logic Diagram (Positive Logic) (DBV, DCK, DPW, DRL, DRT, DRY, and YZP Packages)



3 Description

The AUP family of devices is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life. This product also maintains excellent signal integrity (see AUP - The Lowest-Power Family and Excellent Signal Integrity).

This device functions as an independent gate with Schmitt-trigger inputs, which allows for slow input transition and better switching-noise immunity at the input.

NanoStar[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

Device Information⁽¹⁾

50	vioc iiiioiiiiatic	, 11
PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AUP1G17DBV	SOT-23 (5)	1.60 mm × 2.90 mm
SN74AUP1G17DCK	SC70 (5)	1.25 mm × 2.00 mm
SN74AUP1G17DRL	SOT-5X3 (5)	1.60 mm × 1.20 mm
SN74AUP1G17DRY	SON (6)	1.00 mm × 1.45 mm
SN74AUP1G17DSF	SON (6)	1.00 mm × 1.00 mm
SN74AUP1G17YFP	DSBGA (4)	0.76 mm × 0.76 mm
SN74AUP1G17YZP	DSBGA (5)	0.89 mm × 1.39 mm
SN74AUP1G17DPW	X2SON (5)	0.80 mm × 0.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic) (YFP Package)






Table of Contents

1	Features 1	8	Detailed Description	. 12
2	Applications 1		8.1 Overview	12
3	Description 1		8.2 Functional Block Diagrams	12
4	Revision History2		8.3 Feature Description	12
5	Pin Configuration and Functions 3		8.4 Device Functional Modes	13
6	Specifications4	9	Application and Implementation	. 14
•	6.1 Absolute Maximum Ratings 4		9.1 Application Information	14
	6.2 ESD Ratings		9.2 Typical Application	14
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	. 16
	6.4 Thermal Information	11	Layout	. 16
	6.5 Electrical Characteristics		11.1 Layout Guidelines	16
	6.6 Switching Characteristics: C _L = 5 pF		11.2 Layout Example	16
	6.7 Switching Characteristics: C ₁ = 10 pF 8	12	Device and Documentation Support	. 17
	6.8 Switching Characteristics: C _L = 15 pF 8		12.1 Documentation Support	1
	6.9 Switching Characteristics: C _L = 30 pF9		12.2 Receiving Notification of Documentation Update	s 1
	6.10 Operating Characteristics9		12.3 Community Resources	17
	6.11 Typical Characteristics		12.4 Trademarks	17
7	Parameter Measurement Information 10		12.5 Electrostatic Discharge Caution	13
	7.1 Propagation Delays, Setup and Hold Times, and		12.6 Glossary	17
	Pulse Duration10	13	Mechanical, Packaging, and Orderable	
	7.2 Enable and Disable Times		Information	. 1

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (March 2010) to Revision J

Page

Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Deleted Ordering Information table, see Mechanical, Packaging, and Orderable Information at the end of the data


sheet ______1

Submit Documentation Feedback


Copyright © 2004–2017, Texas Instruments Incorporated




5 Pin Configuration and Functions



N.C. - No internal connection.







DRY Package 6-Pin SON Top View




YFP Package 4-Pin DSBGA Bottom View




See mechanical drawings for dimensions.



DSF Package 6-Pin SON Top View



YZP Package 5-Pin DSBGA Bottom View



DNU - Do not use

Pin Functions

PIN						
NAME	DBV, DCK, DRL, DPW	DRY, DSF	YFP	YZP	I/O	DESCRIPTION
Α	2	2	A1	B1	I	Input
DNU	_	_	_	A1	_	Do not use
GND	3	3	B1	C1	_	Ground
NO	4	1				Necessation
N.C.	ı	5	_	_	_	No connection
V_{CC}	5	6	A2	A2	_	Positive supply
Υ	4	4	B2	C2	0	Output

Copyright © 2004–2017, Texas Instruments Incorporated

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	4.6	V
VI	Input voltage (2)		-0.5	4.6	V
Vo	Voltage range applied to any output in the high-	impedance or power-off state (2)	-0.5	4.6	V
Vo	Output voltage range in the high or low state (2)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		- 50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±50	mA
Tj	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\ /		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	3.6	V
V_{I}	Input voltage		0	3.6	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 0.8 V		-20	μΑ
	I _{OH} ⁽²⁾ High-level output current	V _{CC} = 1.1 V		-1.1	
(2)		V _{CC} = 1.4 V		-1.7	
I _{OH} ⁽²⁾ High-level output current	High-level output current	V _{CC} = 1.65		-1.9	mA
	$V_{CC} = 2.3 \text{ V}$		-3.1		
		$V_{CC} = 3 V$		-4	
		V _{CC} = 0.8 V		20	μΑ
		V _{CC} = 1.1 V		1.1	
(2)	V _I Input voltage V _O Output voltage OH (2) High-level output current OL (2) Low-level output current	$V_{CC} = 1.4 \text{ V}$		1.7	
IOL (=/	Low-level output current	V _{CC} = 1.65 V		1.9	mA
	OH (2) High-level output current OL (2) Low-level output current	V _{CC} = 2.3 V		3.1	
		V _{CC} = 3 V		4	
T _A	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Defined by the signal-integrity requirements and design-goal priorities



6.4 Thermal Information

					SN74	AUP1G17				
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DRL (SOT-5X3)	DPW (X2SON)	DRY (SON)	DSF (SON)	YFP (DSBGA)	YZP (DSBGA)	UNIT
		5 PINS	5 PINS	5 PINS	5 PINS	6 PINS	6 PINS	4 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	267.2	284.1	294.7	489.2	347.8	386.2	179.3	146.2	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	191.9	208.5	132.5	226.3	237.7	192.9	2.8	1.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	101.1	103.1	143.6	352.9	210.6	242.2	58.3	39.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	83.0	76.6	14.5	38.2	64.4	28.9	1.1	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	100.8	102.3	144.1	352.1	210.6	241.9	58.6	39.8	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	150.8	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
	T _A = 25°C	0.01/	0.3	0.6	
	$T_A = -40$ °C to +85°C	0.8 V	0.3	0.6	
	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_{A} = 25^{\circ}C$	4.4.1/	0.53	0.9	
		1.1 V	0.53	0.9	
V		4.4.1/	0.74	1.11	
V _{T+} Positive-going	$T_A = -40$ °C to +85°C	1.4 V	0.74	0.6 0.6 0.9 0.9 0.9 0.9 0.9 0.1.11 0.1.11 0.29 0.6 0.6 0.6 0.6 0.65 0.65 0.75 0.75 0.84 0.84 0.84 0.1.04 0.1.04 0.1.04	V
input threshold	T _A = 25°C	1.65 V	0.91	1.29	V
voitage	$T_A = -40$ °C to +85°C	1.65 V	0.91	1.29	
	T _A = 25°C	2.3 V	1.37	1.77	
	$T_A = -40$ °C to +85°C	2.3 V	1.37	1.77	
	T _A = 25°C	3 V	1.88	2.29	
	$T_A = -40$ °C to +85°C	3 V	1.88	2.29	
	T _A = 25°C	0.8 V	0.1	0.6	
	$T_A = -40$ °C to +85°C	0.8 V	0.1	0.6	
	T _A = 25°C	1.1 V	0.26	0.65	
	$T_A = -40$ °C to +85°C	1.1 V	0.26	0.65	
V_{T-}	T _A = 25°C	1.4 V	0.39	0.75	
Negative-going	$T_A = -40$ °C to +85°C	1.4 V	0.39	0.75	V
input threshold	T _A = 25°C	1.65 V	0.47	0.84	V
voitage	$T_A = -40$ °C to +85°C	1.05 V	0.47	0.84	
	T _A = 25°C	221/	0.69	1.04	
	$T_A = -40$ °C to +85°C	2.3 V	0.69	1.04	
	T _A = 25°C	2.1/	0.88	1.24	
	$T_A = -40$ °C to +85°C	3 V	0.88	1.24	



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

0.5 0.5 0.46 0.46 0.56 0.66 0.66 0.92 0.92 1.31 1.31	V
0.46 0.46 0.56 0.56 0.66 0.66 0.92 0.92 1.31	V
0.46 0.56 0.56 0.66 0.66 0.92 0.92 1.31	V
0.56 0.56 0.66 0.66 0.92 0.92 1.31	V
0.56 0.66 0.66 0.92 0.92 1.31	V
0.66 0.66 0.92 0.92 1.31	V
0.66 0.92 0.92 1.31	V
0.92 0.92 1.31	
0.92 1.31	
1.31	
1.31	
	V
C to +85°C	
0.1	
0.1	
	V
	0.1 0.3 × V _{CC} 0.3 × V _{CC} 0.31 0.37 0.31 0.35 0.31 0.33 0.44 0.45

Submit Documentation Feedback

Copyright © 2004–2017, Texas Instruments Incorporated



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	DITIONS	V _{cc}	MIN TYP MAX	UNIT
I A inpute	V _I = GND to 3.6 V	T _A = 25°C	0 V to 3.6 V	0.1	
I _I A inputs	V ₁ = GND 10 3.6 V	$T_A = -40$ °C to +85°C	0 V 10 3.6 V	0.5	μΑ
	V_{1} or $V_{0} = 0 \text{ V to } 3.6 \text{ V}$	T _A = 25°C	0 V	0.2	
I _{off}	$V_1 \text{ or } V_0 = 0 \text{ v to 3.6 v}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	0 0	0.6	μΑ
Al	\\ or\\\ \\ 0\\\to 2.6\\\	T _A = 25°C	0 V to 0.2 V	0.2	
$\Delta I_{ m off}$	V_I or $V_O = 0$ V to 3.6 V	$T_A = -40$ °C to +85°C	0 V to 0.2 V	0.6	μΑ
	$V_I = GND \text{ or } (V_{CC} \text{ to } 3.6 \text{ V}),$	T _A = 25°C	0.8 V to 3.6 V	0.5	
Icc	$I_{O} = 0$	$T_A = -40$ °C to +85°C	0.8 V 10 3.6 V	0.9	μΑ
Al	V V 00VI 0	T _A = 25°C	221/	40	
Δl _{CC}	$V_{I} = V_{CC} \ 0.6 \ V, \ I_{O} = 0$	$T_A = -40$ °C to +85°C	3.3 V	50	μΑ
C	V V or CND		0 V	1.5	~F
C _i	$V_{I} = V_{CC} \text{ or GND}$		3.6 V	1.5	pF
Co	V _O = GND		0 V	2.5	pF

6.6 Switching Characteristics: $C_L = 5 pF$

over recommended operating free-air temperature range, $C_L = 5 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT			
			$V_{CC} = 0.8 \text{ V}$	$T_A = 25^{\circ}C$		22.7					
				$T_A = 25$ °C	6.3	8	12.8				
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	3.9		14.6				
			$T_A = 25^{\circ}C$	4.6	5.8	8.4					
		Y	Y		$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	2.8		10		
t _{pd}	А				$T_A = 25^{\circ}C$	3.9	4.8	7.2	ns		
фа	A		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = -40$ °C to +85°C	2.4		8.1	110			
								$T_A = 25^{\circ}C$	3.1	3.6	5.1
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to +85°C	2		6.1				
				T _A = 25°C	2.7	3	4.4				
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to +85°C	1.9		5.1				



6.7 Switching Characteristics: C_L = 10 pF

over recommended operating free-air temperature range, $C_L = 10 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			V _{CC} = 0.8 V	T _A = 25°C		25.1		
				$T_A = 25^{\circ}C$	7.1	9.1	13.8	
		$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	4.7		15.6		
		V _{CC} = 1.5 V ± 0.1 V	T _A = 25°C	5.2	6.5	9.4		
			$T_A = -40$ °C to +85°C	3.4		11		
pd	Α	Y	$V_{CC} = 1.8 V \pm 0.15 V$	T _A = 25°C	4.5	5.4	8	ns
ра	Λ			$T_A = -40$ °C to +85°C	2.9		9	113
				T _A = 25°C	3.5	4.2	5.7	
		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to +85°C	2.4		6.8		
				T _A = 25°C	3.1	3.5	4.9	
	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to +85°C	2.2		5.7			

6.8 Switching Characteristics: $C_L = 15 pF$

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COI	MIN	TYP	MAX	UNIT	
			V _{CC} = 0.8 V	$T_A = 25$ °C		27.6		
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25$ °C	7.8	10.1	14.8	
				$T_A = -40$ °C to +85°C	5.3		16.7	
		$T_A = 25^{\circ}C$	5.8	7.4	10.3			
	A Y		$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	3.9		12	ns
t _{pd}		A $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V} $ $T_{A} = 25^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C}$ $T_{A} = 25^{\circ}\text{C}$ $T_{A} = 25^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C}$ $T_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C}$ $T_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $T_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $T_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $T_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $T_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $T_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $T_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $T_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = 25$ °C	5	6.1	8.8	
•ра					3.4		10	110
			4	4.7	6.4			
				2.8		7.5		
			T _A = 25°C	3.5	4.1	5.4		
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		2.6		6.2	.2

Submit Documentation Feedback

Copyright © 2004–2017, Texas Instruments Incorporated



6.9 Switching Characteristics: C_L = 30 pF

over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 3 and Figure 4)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	MIN	TYP	MAX	UNIT	
			V _{CC} = 0.8 V	T _A = 25°C		35.1		
		Y		$T_A = 25^{\circ}C$	10	13.1	14.9	
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	7.5			
	А		V _{CC} = 1.5 V ± 0.1 V	T _A = 25°C	7.4	9.6		
				$T_A = -40$ °C to +85°C	5.6			
t _{pd}			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	T _A = 25°C	6.4	7.9		ns
ра				$T_A = -40$ °C to +85°C	4.8		12.4	
				T _A = 25°C	5.2	6.1	7.9	
	+85°C T _A = 25°C	$T_A = -40$ °C to +85°C	4		9.3			
				T _A = 25°C	4.6	5.3	6.7	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to +85°C	3.6		7.7	

6.10 Operating Characteristics

 $T_{\Lambda} = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
			0.8 V	4	
		$\begin{array}{c} 1.2 \text{ V} \pm 0.1 \text{ V} \\ \text{1.5 V} \pm 0.1 \text{ V} \\ \end{array}$ sipation capacitance	4		
_	Dawar discinction conscitance		1.5 V ± 0.1 V	4	~F
C_{pd}	Power dissipation capacitance	I = IO WINZ	1.8 V ± 0.15 V	4	pF
			2.5 V ± 0.2 V	4.2	
			3.3 V ± 0.3 V	4.4	


6.11 Typical Characteristics






7 Parameter Measurement Information

7.1 Propagation Delays, Setup and Hold Times, and Pulse Duration



LOAD CIRCUIT

		V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
\	C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
	/ _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
	V _I	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}



NOTES: A. C_L includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50$ W, $t_r/t_f = 3$ ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{od} .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit And Voltage Waveforms

Submit Documentation Feedback




7.2 Enable and Disable Times



TEST	S1
t _{PLZ} /t _{PZL}	2 × V _{CC}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
\mathbf{v}_{M}	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
VI	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
V D	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z_O = 50 W, t_r/t_f = 3 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit And Voltage Waveforms



8 Detailed Description

8.1 Overview

This device functions as an independent gate with Schmitt-trigger inputs, which allows for slow input transition and better switching-noise immunity at the input.

The AUP family is TI's premier solution to the industry's low power needs in battery-powered portable applications. This family assures a very low static and dynamic power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device and excess power consumption.

8.2 Functional Block Diagrams




Figure 5. Logic Diagram (Positive Logic) (DBV, DCK, DPW, DRL, DRT, DRY, and YZP Packages)



Figure 6. Logic Diagram (Positive Logic)
(YFP Package)

8.3 Feature Description

8.3.1 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings* table must be followed at all times.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modelled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using ohm's law $(R = V \div I)$.

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in *Recommended Operating Conditions* table to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.



Feature Description (continued)

8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics* table.

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings* table.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AUP1G17 device.

Table 1. Function Table

INPUT A	OUTPUT Y
Н	Н
L	L



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many situations in which a device needs to be initialized or held off for a short time at system turn-on. This application of the SN74AUP1G17 utilizes the delay created in an RC circuit to hold a line low for a short time when the system is first started, then maintains the line high while the system operates. The SN74AUP1G17 is ideal for this application because it must be tied directly to the primary supply for correct operation and is designed to draw minimal supply current during operation.

9.2 Typical Application




Figure 8. Turn-On Pulse Generator (Normally High Output)

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The drive strength also creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For specified high and low levels, see (V_{T+} and V_{T-}) in the Electrical Characteristics table.
 - Inputs are overvoltage tolerant allowing them to go as high as (V_I max) in the Absolute Maximum Ratings table at any valid V_{CC}.
- 2. Recommended Output Conditions:
 - Load currents should not exceed (I_O max) per output and should not exceed (continuous current through V_{CC} or GND) total current for the part. These limits are located in the *Absolute Maximum Ratings* table.



Typical Application (continued)

9.2.3 Application Curve




Figure 9. Simulated Output Response to Supply Turn-On



10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

Even low data rate digital signals can contain high-frequency signal components due to fast edge rates. When a printed-circuit board (PCB) trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 10 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

An example layout is given in Figure 11 for the DPW (X2SON-5) package. This example layout includes a 0402 (metric) capacitor and uses the measurements found in the example board layout appended to this end of this datasheet. A via of diameter 0.1 mm (3.973 mil) is placed directly in the center of the device. This via can be used to trace out the center pin connection through another board layer, or it can be left out of the layout

11.2 Layout Example




Figure 10. Trace Example




Figure 11. Example Layout With DPW (X2SON-5) Package

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Designing and Manufacturing with TI's X2SON Packages
- Implications of Slow or Floating CMOS Inputs
- How to Select Little Logic
- Introduction to Logic
- Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoStar, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G17DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(H175, H17F, H17K, H17R)	Samples
SN74AUP1G17DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H17F	Samples
SN74AUP1G17DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H17F	Samples
SN74AUP1G17DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(H175, H17F, H17K, H17R)	Samples
SN74AUP1G17DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(H75, H7F, H7K, H7 R)	Samples
SN74AUP1G17DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(H75, H7F, H7K, H7 R)	Samples
SN74AUP1G17DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(H75, H7F, H7K, H7 R)	Samples
SN74AUP1G17DPWR	ACTIVE	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C3	Samples
SN74AUP1G17DRLR	ACTIVE	SOT-5X3	DRL	5	4000	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(H77, H7R)	Samples
SN74AUP1G17DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H7	Samples
SN74AUP1G17DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	H7	Samples
SN74AUP1G17YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		H7 (2, N)	Samples
SN74AUP1G17YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	H7N	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AUP1G17:

Enhanced Product: SN74AUP1G17-EP

NOTE: Qualified Version Definitions:

Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jan-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G17DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G17DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G17DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G17DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G17DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G17DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUP1G17DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G17DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUP1G17DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G17DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G17DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G17DRLR	SOT-5X3	DRL	5	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74AUP1G17DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G17DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
SN74AUP1G17DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G17YFPR	DSBGA	YFP	4	3000	178.0	9.2	0.89	0.89	0.58	4.0	8.0	Q1
SN74AUP1G17YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 27-Jan-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G17DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AUP1G17DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G17DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AUP1G17DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74AUP1G17DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G17DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G17DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74AUP1G17DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G17DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G17DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74AUP1G17DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74AUP1G17DRLR	SOT-5X3	DRL	5	4000	184.0	184.0	19.0
SN74AUP1G17DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G17DSFR	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1G17DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G17YFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
SN74AUP1G17YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.





NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.





NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

 Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.





NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.









NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated