

International Journal of Modelling and Simulation



ISSN: 0228-6203 (Print) 1925-7082 (Online) Journal homepage: http://www.tandfonline.com/loi/tjms20

Simulation of four-quadrant four transistors synapse analog multiplier

Hussein Chiblé

To cite this article: Hussein Chiblé (2016): Simulation of four-quadrant four transistors synapse analog multiplier, International Journal of Modelling and Simulation

To link to this article: http://dx.doi.org/10.1080/02286203.2015.1123920



Full Terms & Conditions of access and use can be found at http://www.tandfonline.com/action/journalInformation?journalCode=tjms20



Simulation of four-quadrant four transistors synapse analog multiplier

Hussein Chiblé

MRL LAB (MECRL) - Doctorate School of Sciences & Technologies (EDST), Lebanese University, Beirut, Lebanon

ABSTRACT

In this paper, a new implementation of CMOS four-quadrant analogue synapse multiplier circuit for analogue signal processing will be proposed. Especially, it can be used for multi-layer perceptron neural networks. The proposed multiplier is composed of only four transistors and it will multiply two input currents and produces an output current. The global multiplier circuit consists of 10 transistors, but only four of them will be implemented inside the synapse, while the others will be implemented inside the input and the neuron. The main characteristics of the proposed circuit are the small silicon area and the low power consumption. A comparison among some other multipliers will be presented.

ARTICLE HISTORY

Received 11 May 2015 Accepted 9 November 2015

KEYWORDS

Analogue multipliers; analogue signal processing; neural networks; synapses; CMOS VLSI implementation

1. Introduction

The four-quadrant multiplier is an important building block of analogue signal processing system. It has many applications in modulation, demodulation, frequency translation and neural network systems. The low power consumption and the small silicon area must be the key factors for designing an analogue multiplier, especially in multi-layer perceptron feed-forward neural networks, where the number of synapses can be in the range of thousands. For example, the multiplier is the basic element of the synapse implementation of a multi-layer perceptron feed forward neural networks, where the synapse multiplies the weight by the input. It must perform a linear product of two continuous signals x and y, yielding an output z = Kxy, where K is a constant with suitable dimension. The linearity, speed, supply voltage and power dissipation are the main metrics of performance.

A tutorial of multipliers suitable for signal processing (filter, mixers and modulators) and some of them for neural networks has been presented in [1]. A novel current mode CMOS four-quadrant analogue multiplier circuit is presented in [2], where the multiplication is implemented by four translinear loops with MOS transistors operating in weak inversion. A 340μW high-speed, low-power four-quadrant CMOS current-mode multiplier has been presented in [3]. Kapanoglu and Yildirim present low-power four-quadrant CMOS analogue multiplier for artificial neural networks with 133 µW [4]. Sawigun and Mahattanakul present a 290-µW, a 1.5-V, wide-input range, high-bandwidth, CMOS four-quadrant analogue multiplier [5]. Chunhong and Zheng present a low-power CMOS analogue multiplier with 45 μw and poor linearity [6].

A feed forward multi-layer perceptron network with 64 inputs, 64 hidden neurons and 10 outputs is presented in [7]. It is based on the current-mode approach and weak inversion-biased MOS transistors. The chip can be employed in a chip-in-the-loop neural architecture learning. Hollis and Paulos present an example of artificial neural networks using MOS analogue multipliers [8], and Han presents a biologically inspired hardware implementation of neural networks with programmable conductance [9].

In [10], a nonlinear quadratic relation multiplier has been presented and it has been used for an analogue CMOS self-learning multi-layer perception chip trained by the back propagation algorithm; the chip has been fabricated and successfully tested. In [11], the multiplier proposed in [10] has been modified in order to get linear multiplier instead of nonlinear, in which the neural networks can learn and work better. The multiplier proposed in [11] has been fabricated and tested and presented in [12]. The multiplier in [12] has been improved in two ways, which are presented in [13] OTANPS and [14] OTANNO. In [13], the layout has been simplified and the number of transistors of each synapse is decreased by four transistors. In [14], the layout has been simplified and the number of transistors of each synapse is decreased by four transistors.

In this paper, the idea of the proposed multiplier is first discussed in [15] and is based on the current mode. The two inputs are currents and the multiplication output is current. It is composed of only four transistors to be implemented in the synapse. The silicon area and the power consumption have been decreased with respect to previous. [11–14]

2. Circuit description and equation

The proposed four-transistor synapse multiplier "FTSM" circuit is shown in Figure. Figure 1(a) shows the whole circuit, while Figure 1(b) shows the implementation in the multi-layer perceptron. The FTSM is composed of M1, M2, M3 and M4. The transistors Mn and Mp are implemented in the input module,




Figure 1. (a) is the proposed multiplier "FTSM" whole circuit; (b) is the implementation in the multi-layer perceptron which shows the synapse with four transistors.

while the transistors M5, M6, M7 and M8 are implemented in the neuron module.

The transistors M1, M2, M5 and M6 can be viewed as an N-channel two differential pair. The transistors M3, M4, M7 and M8 can be viewed as a P-channel two differential pair. If $I_{\text{in}2}$ is positive (current from V_{dd} to ground) then the N-channel differential pair works or is on and P-channel differential pair doesn't work or is off, and vice versa if I_{in2} is negative then the N-channel differential pair doesn't work or is off and P-channel differential pair work or is on.

If the transistors M1 and M2 work in strong inversion region, then the relation between $I_{\rm outN}$ and $I_{\rm in2}$ is a square root and the relation between $I_{\rm outN}$ and $I_{\rm in1}$ is linear. By knowing the maximum current I_{in2} , we can design the dimensions of the transistors M1 and M2 in order to work in weak inversion and not in strong inversion, then the output current I_{outN} is given by [16]:

$$I_{\text{outN}} = I_{\text{in2}} \text{Tanh}\left(\frac{V_{\text{in}} - V_{\text{ref}}}{2nVt}\right)$$
 (1)

If $|V_{\rm in} - V_{\rm ref}| << 2nVt$ or $V_{\rm in}$ varies in the range $[V_{\rm ref} - 2nVt: V_{\rm ref} + 2nVt]$, then the Equation (1) can be rewritten as follows (tanh (x) = x):

$$I_{\text{outN}} = I_{\text{in2}} \left(\frac{V_{\text{in}} - V_{\text{ref}}}{2nVt} \right)$$
 (2)

where $V_{\rm in}$ is given by

$$V_{\rm in} = I_{\rm in1} * R_{\rm Mp-Mn} + V_{\rm ref} \tag{3}$$

 $R_{\text{Mp-Mn}}$ is the equivalent resistance derived from Mn and Mp (Mn and Mp must work in triode region), and V_{ref} (1.65 V) is the reference voltage and equals to half of $V_{\rm dd}$ (3.3 V). Then, I_{outN} is given by

$$I_{\text{outN}} = \frac{R_{\text{Mn-Mp}}}{2nVt} \left(I_{\text{in1}} * I_{\text{in2}} \right) \tag{4}$$

The relation between $I_{\rm outN}$ and $I_{\rm in2}$ and the relation between $I_{\rm outN}$ and $I_{\text{in}1}$ are linear. The Equation (4) can be simplified as follows:

$$I_{\text{outN}} = a(I_{\text{in1}} * I_{\text{in2}}) \tag{5}$$

where the parameter a is constant and its value depends on the dimensions of Mn and Mp, $I_{\rm in1}$ can take positive and negative values and I_{in2} takes only positive values.

The same analysis and design can be done for the transistors M3 and M4, then the output current I_{outP} is given by

$$I_{\text{outP}} = I_{\text{in2}} \text{Tanh}\left(\frac{V_{\text{ref}} - V_{\text{in}}}{2nVt}\right)$$
 (6)

After simplifying,

$$I_{\text{outP}} = I_{\text{in2}} \left(\frac{V_{\text{ref}} - V_{\text{in}}}{2nVt} \right) = -\frac{R_{\text{Mn-Mp}}}{2nVt} \left(I_{\text{in1}} * I_{\text{in2}} \right) = -a \left(I_{\text{in1}} * I_{\text{in2}} \right)$$
(7)

where $I_{\rm in1}$ can take positive and negative values and $I_{\rm in2}$ takes only negative values. Then, $I_{\rm out}$ is given by

$$I_{\text{out}} = \begin{cases} I_{\text{outN}} \rightarrow I_{\text{in2}} > 0 \\ I_{\text{outP}} \rightarrow I_{\text{in2}} < 0 \end{cases}$$
 (8)

By substituting Equations (5) and (7) in Equation (8), we get

$$I_{\text{out}} = \begin{cases} a(I_{\text{in1}} * I_{\text{in2}}) \to I_{\text{in2}} > 0\\ -a(I_{\text{in1}} * I_{\text{in2}}) \to I_{\text{in2}} < 0 \end{cases}$$
(9)

 $I_{\rm in1}$ can have positive or negative values in N-channel and P-channel differential pairs, while $I_{\rm in2}$ has positive values in N-channel and negative values in P-channel differential pairs. As a result, $I_{\rm out}$ is abbreviated to

$$I_{\text{out}} = a(I_{\text{in1}} * I_{\text{in2}}) \tag{10}$$

where I_{in1} and I_{in2} can have positive or negative values.

3. Simulation results

The circuit discussed above have been designed and simulated using WinSpice "Wspice3 Simulator for Windows" and using the parameters of the technology 0.35 μ m, which is used for analogue implementation.

3.1. Circuit dimensions

The dimensions "width and the length" of the MOS transistors have been computed on the base of the technology parameters (e.g. the mobility of the electron, oxide capacitor, etc.). Also, the dimensions of the transistors are calculated and designed based on the following considerations:

 M1, M2, M3 and M4 are designed in a way to make the differential pairs work in weak inversion region;

- The dimensions of M1 and M2 must be equal and the dimensions of M3 and M4 must be equal;
- The value of the dimensions of the transistors M1 and M2 must be different than the dimensions of the M3 and M4 because of the mobility factor, where the mobility of N-channel transistors are bigger nearly three to four times than the mobility of P-channel transistors.
- M5, M6, M7 and M8 are designed as current mirror;
- Mn and Mp must be designed in order to work in triode region and to create linear resistor (the required resistance is 50 K).

The following table shows two designed dimensions (width μ m/length μ m) of each transistor in a way to work in weak inversion region with always $\mathit{Iin1} = 1$ and $\mathit{Iin2} = 10$ or $\mathit{Iin2} = 1$ μ A. The supply voltage of the circuit is 3.3 V.

Circuit dimensio	$nsifI_{in2} = 10 \mu A$			
M1	M2	M5	M6	Mn
25/2	25/2	4/4	4/4	1/10
M3	M4	M7	M8	Мр
100/2	100/2	4/4	4/4	3/10
Circuit dimensio	ns if $I_{in2} = 1 \mu A$			
M1	M2	M5	M6	Mn
2.5/2	2.5/2	2/2	2/2	1/10
M3	M4	M7	M8	Мр
10/2	10/2	2/2	2/2	3/10

From the table, it is clear that to save the silicon area and in the same time to keep the circuit works in weak inversion, the decreasing factor must be the same for the dimensions of transistors M1, M2, M3 and M4 and for the current $I_{\rm in2}$. The dimensions of transistors M1, M2, M3 and M4 and the current $I_{\rm in2}$ are decreased by the same factor 10.

Circuit area if $I_{in2} = 10 \mu A$				
Input	Synapse	Neuron	Total	
Mn + Mp	M1 + M2 + M3 + M4	M5 + M6 + M7 + M8		
40 μm ²	500 μm ²	64 μm ²	604 μm ²	
Total after the layout		$=2.77 \times 604$	1673 μm ²	
Circuit area if $I_{in2} = 1 \mu A$				
Input	Synapse	Neuron	Total	
Mn + Mp	M1 + M2 + M3 + M4	M5 + M6 + M7 + M8		
40 μm ²	50 μm ²	16 μm²	106 μm²	
Total after the layout		$=2.77 \times 106$	293 µm ²	




Figure 2. Weak inversion DC transfer characteristics I_{out} vs. I_{in1} with I_{in2} (10 μ A) as a parameter.

3.2. DC transfer characteristics

The DC transfer characteristics are shown in Figures 2 and 3. $I_{\rm out}$ [-4u:+4u] vs. $I_{\rm in1}$ [-1u:+1u] with $I_{\rm in2}$ as a parameter varies in the range [-10u:+10u] with step 1u as shown in Figure 2. $I_{\rm out}$ [-4u:4u] vs. $I_{\rm in2}$ [-10u:+10u] with $I_{\rm in1}$ as a parameter varies in the range [-1u:+1u] with step 0.1u as shown in Figure 3.

Figures 2 and 3 show the DC transfer characteristics of the multiplier using the dimensions of transistors M1, M2, M3 and M4 for the current $I_{in2} = 10 \mu A$.

The DC transfer characteristics with $I_{in2} = 1 \mu A$ are shown in Figures 4 and 5. Figure 4 (I_{out} [-0.4u:+0.4u] vs. I_{in1} [-1u:+1u] with I_{in2} as a parameter varies in the range [-1u:+1u] with step 0.2u) and Figure 5 (I_{out} [-0.4u:0.4u] vs. I_{in2} [-1u:+1u] with I_{in1} as




Figure 3. Weak inversion DC transfer characteristics I_{out} vs. $I_{\text{in}2}$ (10 μ A) with $I_{\text{in}1}$ as a parameter.




Figure 4. Weak inversion DC transfer characteristics I_{out} vs. I_{in1} with I_{in2} (1 μ A) as a parameter.




Figure 5. Weak inversion DC transfer characteristics I_{out} vs. I_{inj} (1 μ A) with I_{in1} as a parameter.

a parameter varies in the range [-1u:+1u] with step 0.2u) shows the same simulation of Figures 2 and 3 but using $I_{\text{in}2}=1\mu\text{A}$. It is noted that the output current I_{out} is decreased by the same factor 10.

3.3. Transient response

The transient response of the synapse multiplier circuit has been done to investigate the behaviour of the circuit in real-time multiplication. The simulation result is shown in Figures 6 and 7 (where $I_{\rm in2}=10~\mu\rm A$) and Figure 8 (where $I_{\rm in2}=1~\mu\rm A$).

The transient response of the multiplier simulation is shown in Figure 6, where the first input ($I_{\rm in1}$) a sinusoidal current of 2 MHz frequency and peak to peak current 1 μ A (a); the second input ($I_{\rm in2}$) a sinusoidal current of 0.1 MHz frequency and peak to peak current 10 μ A (b); the output result of the multiplier which is the multiplication of the two input signals (c).

Another simulation of the transient response of the multiplier simulation is shown in Figure 7. It is similar to Figure 6 but using (a) 0.2 MHz instead of 0.1 MHz of the second input $(I_{\rm in2})$, (b) 10 MHz of the first input $(I_{\rm in1})$ and 0.5 MHz of the second input $(I_{\rm in2})$.





Figure 6. The transient response of the four-transistor multiplier simulation: (a) the first input (I_{in1}) ; (b) the second input (I_{in2}) ; (c) the output of the multiplier.






Figure 7. It is similar to previous figure but using different settings.

The transient response of the multiplier simulation is shown in Figure 8, where the simulation is done by feeding on the first input (I_{in1}) a sinusoidal current of 2 MHz frequency and peak to peak current $1\mu A$ and on the second input (I_{in2}) a sinusoidal current of 0.1 MHz frequency and peak to peak current 1 μA (a), while (b) it is the same as (a) but using 0.2 MHz instead of 0.1 MHz of the second input (I_{in2}) .

3.4. Circuit consumption

The circuit consumption is measured by the maximum power dissipation "MPD" of the circuit, which is given by multiplying the total maximum current $I_{\rm max}$ derived from the power supply voltage $V_{\rm dd}$ times $V_{\rm dd}$. If OTAN is on or works ($V_{\rm w} > V_{\rm ref}$), then OTAP is off and vice versa if $(V_w < V_{ref})$; then, MPD is given by

$$MPD = MPD (M5) + MPD (M6)$$
 (11)

where,


MPD (M5) = $I_{\text{max(M5)}} \times V_{\text{dd}}$; MPD (M6) = $I_{\text{max(M6)}} \times V_{\text{dd}}$. Then, MPD becomes (V_{dd} = 3.3 V):

MPD =
$$V_{\text{dd}} (I_{\text{max}(M5)} + I_{\text{max}(M6)}) = 3.3 V*4 \mu A = 13.2 \mu W$$

4. Comparison with similar versions

The next table shows the comparison among the proposed multiplier FTSM and our previous versions: the Non-linear multiplier [10], the Linear Multiplier [11], the OTANPS [13], and the OTANNO [14].

	Non -Linear multiplier [10]	Linear multipli- er [11]	OTANPS [13]	OTANNO [14]	FTSM the current pro- posed
Input mod- ule # of transistors	0	0	0	8	2
Neuron mod- ule # of transistors	0	0	4	2	4
Synapse module # of transis- tors	14	14	10	4	4
Total area µm ²	6059	4900	260	400	50
Total Con- sumption µW	30	15	47.85		13.2 μW
Inputs are	Voltages	Voltages	Voltages	Voltages	Currents
Output is	Voltage	Voltage	Voltage	Voltage	Current
Layout design	Complex	J	J	Easy	Easier
DC character- istics	Non linear	Linear	Linear	Linear	Linear
Time response	300 us			100 us	100 us






Figure 8. It is similar to previous two figures but using different settings.

5. Comparison with other multipliers

The next table shows a comparison between the proposed multiplier and others. The number of transistors is the main new feature of the proposed multiplier.

The multiplier	Power consumption	Number of transistors	Supply voltage	Usable frequency
This paper	13.2 μW	4	3.3 V	10 MHz
[17]	1.79 µW	37	0.6 V	57 kHz
[18]	113 μW	14	1.2 V	1 GHz.
[19]	207 μW	24	1.8 V	31.2 MHz
[20]	1.12 μW	>26	1.0 V	768 kHz
[21]	2.3 μW	16	1.0 V	2.8 MHz.
[22]	0.151 mW	_	_	_
[23]	_	34 + 8 resistors	_	100 MHz
[24]	1.56 μW	16	0.5 V	10 MHz
[25]	19.9 μW	10	0.75 V	10 MHz
[26]	6.4 mW	48	$-2.5 \Rightarrow 2.5$	5 MHz
[27]	25.14 mW	10 + 8 resis- tors + OpAmp	0.9v	72.45 MHz

6. Conclusions

In this paper, a new analogue four-quadrant Four-Transistors Synapse Multiplier "FTSM" is presented. The multiplier can be used especially in neural networks applications and in other signal processing operations. The multiplier circuit as whole circuit must be divided into three parts. The neural network input includes the first part and the neuron module contains the third part. Consequently, the synapse includes the second part, which has only four transistors for multiplications. The FTSM silicon area is $50~\mu m^2$, and the power dissipation is $13.2~\mu W$. The circuit simulations of the multiplier are presented.

Acknowledgement

Thanks go to the Lebanese University President Prof. Adnan El-Said Hussein for creating the program "Funding Scientific Research Program" that funded this work and research.

Disclosure statement

No potential conflict of interest was reported by the author.

Funding

This work was supported by the Lebanese University "Funding Scientific Research Program".

Notes on contributors

Dr. Hussein Chible is a Full Professor at the PhD school of science & technology and at the faculty of Tourism & Hospitality of the Lebanese University. He obtained the PhD in Microelectronics & Computer sciences

from the University of Genoa–Italy in 1997. He is currently a member of the Lebanese University Council. He is currently the head of Travel & Tourism Department at the Faculty of Tourism. He had been involved since 2007 in the developing of the LMD curriculum program. He is a Member of the Supreme Committee for the development of curricula and programs at the Lebanese University since 2011. He is a member of the Lebanese Association for the Advancement of Science (LAAS) since 1997. His main research interests are in Computers Applications, Microelectronics, VLSI Implementation, Neural Network, artificial Intelligence and Lebanese Touristic Projects.

References

- Han G, Sinencio ES. CMOS transconductance multipliers: a tutorial. IEEE Trans. Circuit Syst.: II. Analog Digit. Signal Process. 1998;45:1550–1563.
- [2] Gravati M, Valle M, Ferri G, et al. A novel current-mode very low power analog CMOS four-quadrant multiplier. In: Proceedings of the 31st European Solid-State Circuits Conference, ESSCIRC 2005; 2005 Sep 12–16. p. 495–898, Grenoble, France.
- [3] Naderi AK, Hadidi Kh. High speed, low power four-quadrant CMOS current-mode multiplier. In: Proceedings of the 14th IEEE International Conference on Electronics Circuits and Systems (ICECS 2007); 2007 Dec 11–14. p. 1308–1311, Marrakech, Morocco.
- [4] Kapanoglu B, Yildirim T. Low power-four-quadrant CMOS analog multiplier for artificial neural networks. In: Proceedings of the IEEE 12th Signal Processing and Communications Applications Conference; 2004 Apr 28–30. p. 137–139, Mugla, Turkey.
- [5] Sawigun C, Mahattanakul J. A 1.5 V, wide-input range, high-bandwidth, CMOS four-quadrant analog multiplier. In: Proceedings of the IEEE International Symposium Circuits and Systems (ISCAS 2008); 2008 May 18–21. p. 2318–2321, Seattle, WA.
- [6] Chunhong C, Zheng L. A low-power CMOS analog multiplier. IEEE Trans. Circuits Syst. Express Briefs. 2006;53:100–104.
- [7] Bo GM, Caviglia DD, Valle M. A current mode CMOS multi-layer perceptron chip. In: Proceedings of MicroNeuro '96; 1996. p. 103– 106, Park City, Utah.
- [8] Hollis PW, Paulos JJ. Artificial neural networks using MOS analog multipliers. IEEE J. Solid-State Circuits. 1990;25:849–855.
- [9] Han IS. Biologically inspired hardware implementation of neural networks with programmable conductance. In: International Joint Conference on Neural Networks. IJCNN 2007; 2007 Aug 12–17. p. 2336–2340, Orlando, FL.
- [10] Chiblè H. Analysis and design of analog microelectronic neural network architectures with on-chip supervised learning. [doctoral dissertation]. Genoa: University of Genoa; 1997.
- [11] Chiblè H. Analog circuit for synapse neural networks VLSI implementation. Vol. 2. In: Proceedings of the 7th IEEE International Conference on Electronics, Circuit & Systems ICECS'2000; 2000 Dec 17–20; Jounieh–Kaslik, Lebanon. p. 1004.
- [12] Chiblè H. Experimental results of an analog VLSI multplier/synapse/ transconductance circuit. Int. J. Model. Simul. 2004;24:224–230.
- [13] Chiblè H. OTANPS synapse linear relation multiplier circuit. Lebanese Sci. J. 2008;9:91–103.

- [14] Chiblè H, Jouni H, Ghandour A, et al. Spice simulation of neural networks multi layer perceptron four-quadrant CMOS analog multiplier "OTANNO". Lebanese Sci. J. 2011;11:119–134.
- [15] Chiblè H. Four-quadrant four transistors synapse current-mode analog multiplier. In: Abstracts of the LAAS 16th International Scientific Conference, National Council for Scientific Research & the Lebanese Association for the Advancement of Science; 2009 Nov 14; Beirut, Lebanon: Beirut Arab University. p. 53.
- [16] Mead C, Ismail M. Analog VLSI implementation of Neural Systems. Boston (MA): Kluwer Academic; 1989.
- [17] Santana EP, Freire RCS, Cunha AIA. A CMOS analog four-quadrant multiplier for CNN synapses. In: 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS); 2012. p. 1–4, Playa del Carmen, Mexico.
- [18] Ebrahimi A, Naimi HM. A 1.2 V single supply and low power, CMOS four quadrant analog multiplier. In: XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD); 2010, Tunisia.
- [19] Kaedi S, Farshidi E. A new low voltage four-quadrant current mode multiplier. In: 20th Iranian Conference on Electrical Engineering (ICEE); 2012. p. 160–164, Tehran, Iran.
- [20] Tanno K, Sugahara Y, Tamura H. High-linear four-quadrant multiplier based on MOS weak-inversion region translinear principle with adaptive bias technique. In: IEEE Region 10 Conference TENCON; 2011. p. 680–684, Bali, Indonesia.
- [21] Al-Absi MA, Hussein A, Abuelma'atti MT. A novel current-mode ultra low power analog CMOS four quadrant multiplier. In: International Conference on Computer and Communication Engineering (ICCCE); 2012. p. 13–17, Kuala Lumpur, Malaysia.
- [22] Kumar OP, Suman JM, Princess F. A novel four quadrant CMOS analog multiplier. In: Devices, International Conference on Circuits and Systems (ICDCS); 2012. p. 149–152, Coimbatore, India.
- [23] Machowski W, Kuta K, Jasielski J, et al. Quarter-square analog fourquadrant multiplier based on CMOS invertes and using low voltage high speed control circuits. In: 17th International Conference Mixed Design of Integrated Circuits and Systems "MIXDES"; 2010 Jun 24–26, Wrocaw, Poland.
- [24] Medina-Vazquez AS, Oliva-Moreno LN. GMOS four-quadrant analog multiplier. In: 9th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE); 2012. p. 1–6, Mexico City.
- [25] Kumngern M, Chanwutitum J. 0.75-V four-quadrant current multiplier using floating gate-MOS transistors. In: International Electrical Engineering Congress (iEECON); 2014. p. 1–4, Chonburi, Thailand
- [26] Kumngern M, Junnapiya S. A CMOS four-quadrant current multiplier using electronically tunable CCII. In: International Conference on Advanced Technologies for Communications (ATC); 2013. p. 366–369, Ho Chi Minh City.
- [27] Modi NB, Gandhi PP. Four quadrant analog multiplier with VCVS in deep-submicron technology. In: IEEE Conference on Information & Communication Technologies (ICT); 2013. p. 1091– 1094, Thuckalay, India.