



(a) Candidate and next-state sample / transfer




$$V_{stored_read} = (V_{stored} - a_m)/b_m$$

(b) State storage, reset and modeled disturbances



Leakage compensation subtracts from I_{leak} ; charge and thermal pulses enter the state.

(c) Loaded first-order cell: read buffer q and each binary stage



$$V_{j,drive} = \text{clip}_{[-2,2]}(f_j)$$

C_{stage} and R_{port} follow the selected error profile; B_j includes fitted trims.