PERANCANGAN RANGKAIAN DIGITAL MAZE PUZZLE



Ivan Giovanni (13218006)

Asisten: Mikael Wahyu Diantama (13216014) Tanggal Percobaan: 25/11/2019 EL2102-Sistem Digital Laboratorium Dasar Teknik Elektro - Sekolah Teknik Elektro dan Informatika ITB

Abstrak

Pada proyek ini, dibuat sebuah permainan labirin digital bernama "Maze Puzzle". Permainan ini dibuat menggunakan VHDL dan diimplementasikan pada FPGA dengan input berupa switch, serta output berupa layar monitor. Program ini dirancang sedemikian rupa agar menampilkan antarmuka yang menarik bagi pemain. Untuk menambah kompleksitas permainan, pemain harus menghindari rintangan yang ditemui sepanjang permainan dengan berbekal 3 nyawa untuk sampai ke garis finish.

Kata kunci: Maze Puzzle, VHDL, FPGA

1. PENDAHULUAN

FPGA tidak hanya dimanfaatkan sebagai sarana percobaan, namun dapat digunakan sebagai alat pemrosesan dengan fungsi tertentu, salah satunya adalah pemrosesan permainan. Dengan memanfaatkan konsep rangkaian sekuensial menggunakan VHDL, dapat dibuat suatu permainan digital yang menarik pada FPGA.

Pada percobaan ini, dibuat suatu permainan labirin dengan menggunakan VHDL. Program yang dibuat akan diimplementasikan pada FPGA dan dihubungkan dengan *output* layar monitor. Pada proyek ini, dibuat pula tampilan antarmuka pengguna yang menarik agar pengguna dapat menikmati permainan dengan baik.

Secara umum, proyek ini bertujuan untuk membuat permainan labirin yang dapat menghibur pengguna. Permainan ini diharapkan dapat dimainkan oleh semua lapisan usia dan bermanfaat dalam mengembangkan strategi serta alur berpikir manusia.

Secara khusus, pembuatan program permainan bertujuan sebagai sarana untuk mengenal dan mempelajari perancangan sistem digital, khususnya melalui pemrograman VHDL, VGA interface, dan implementasi pada FPGA.

2. STUDI PUSTAKA

2.1 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)

Field-Programmable Gate Array (FPGA) merupakan suatu perangkat logika yang dapat diprogram dan mendukung implementasi sirkuit logika dalam skala besar, yakni hingga lebih dari 1 juta gerbang logika. [1]

2.2 FINITE STATE MACHINE (FSM)

Finite State Machine (FSM) merupakan suatu model yang mensimulasikan logika sekuensial dengan sejumlah kondisi (state), kejadian (input) dan aksi (ouput) yang saling berkaitan. Keluaran rangkaian dapat bergantung pada state dan input (Mealy) ataupun hanya bergantung pada state-nya saja (Moore). [2]

2.3 VIDEO GRAPHICS ARRAY (VGA)

Video Graphics Array (VGA) merupakan sebuah standar tampilan yang diperkenalkan oleh IBM pada 1987 [3]. Hingga saat ini, VGA masih cukup populer dan dapat dijumpai pada banyak perangkat, salah satunya terdapat pada layar monitor LCD.

Interface VGA menggunakan 2 jenis sinyal utama, yakni sinyal warna (merah, hijau, dan biru) dan sinyal sinkron (horizontal dan vertikal). Berikut adalah penjelasan beberapa sinyal yang digunakan:


- a. *Horizontal Sync (TTL level)*Sinyal ini aktif pada *range* piksel kolom 0 sampai dengan 639. Ketika sinyal tidak aktif, terjadi pergantian baris.
- b. Vertical Sync (TTL level) Sinyal ini aktif pada range piksel baris 0 sampai dengan 479. Ketika sinyal tidak aktif, maka terjadi pergantian layar atau kembali ke baris pertama.
- c. Sinyal warna RGB (Analog 3 pin: 0,7 1 V) Sinyal ini merepresentasikan intensitas untuk masing-masing komponen warna (merah, hijau, dan biru) untuk setiap piksel yang saat itu aktif.

Sehingga ketiga sinyal ini berubah-ubah sesuai piksel yang sedang aktif dalam proses *scanning* (dari kiri ke kanan untuk setiap baris, selanjutnya dari baris paling atas sampai baris paling bawah).[4]

Pada percobaan kali ini kita menggunakan resolusi 640x480 px dan menggunakan refresh rate lebih dari 60 Hz. Refresh rate ini digunakan karena pada rentang kurang dari 30-60 Hz manusia dapat melihat adanya flicker. Selain itu refresh rate ini juga umum digunakan pada monitor LCD. LCD modern memiliki fitur multirate, sehingga kita tidak harus tepat membuat refresh rate-nya 60 Hz. Proses scanning berawal dari kiri atas ke kanan lalu ke kiri bawah dan kembali ke kiri atas ketika sudah mencapai piksel terakhir.[5]

0,0	0,639
<	
<	
	
	
<	>
	
479,0	479,639

Gambar 2-1-1 Razor Scan pada Layar LCD [6]



Gambar 2-1-2 Timing Signal untuk VGA 640x480 px [7]

Pixel		Horizontal (in Pixels)				Vertical (in Lines)			
	Clock (MHz)	Active Video	Front Porch	Sync Pulse	Back Porch	Active Video	Front Porch	Sync Pulse	Back Porch
640x480, 60Hz	25.175	640	16	96	48	480	11	2	31
640x480, 72Hz	31.500	640	24	40	128	480	9	3	28
640x480, 75Hz	31.500	640	16	96	48	480	11	2	32
640x480, 85Hz	36.000	640	32	48	112	480	1	3	25
800x600, 56Hz	38.100	800	32	128	128	600	1	4	14
800x600, 60Hz	40.000	800	40	128	88	600	1	4	23
800x600, 72Hz	50.000	800	56	120	64	600	37	6	23
800x600, 75Hz	49.500	800	16	80	160	600	1	2	21


800x600, 85Hz	56.250	800	32	64	152	600	1	3	27
1024x768, 60Hz	65.000	1024	24	136	160	768	3	6	29
1024x768, 70Hz	75.000	1024	24	136	144	768	3	6	29
1024x768, 75Hz	78.750	1024	16	96	176	768	1	3	28
1024x768, 85Hz	94.500	1024	48	96	208	768	1	3	36

Tabel 2-1-1 Nilai Parameter VGA Signal Timing [8]

Gambar 3 menunjukkan blok diagram dari FPGA hingga ke LCD monitor. Chip DAC mengubah sinyal digital ke analog. Dalam kasus ini, data RGB digital diubah ke analog, begitu pula untuk sinyal sinkronisasinya. Pada gambar 4 ditampilkan skematik dari display VGA pada board DE1. Board DE1 menyediakan 16-pin konektor untuk output VGA dan Analog Devices ADV7123 10-bit high speed video DAC. DAC ini mendapatkan sinyal sinkronisasi dari FPGA.



Gambar 2-1-3 Diagram Blok VGA Display [9]



Gambar 2-1-4 Skematik VGA Display [10]

3. **METODOLOGI**

3.1 KOMPONEN DAN ALAT

- PC yang telah ter-install Quartus II dan **GIMP**
- Board FPGA tipe Altera DE1
- Monitor LCD
- Catu daya, kabel, dan konektor tambahan
- Kabel downloader USB-Blaster

3.2 SPESIFIKASI PERMAINAN

- Menggunakan input 4 buah switch untuk menggerakkan objek (SW6 - SW9)
- Menggunakan input 1 switch untuk mengatur kecepatan gerak objek (SW0)
- Menggunakan input 1 switch untuk reset
- Menggunakan output layar LCD

3.3 FITUR PERMAINAN

- Pergerakan objek permainan dapat diatur ke 4 arah
- Kecepatan objek permainan yang dapat diubah
- Terdapat 3 nyawa
- Terdapat obstacle diam dan obstacle bergerak yang harus dihindari
- Terdapat tampilan khusus ketika akan memulai permainan, finish, ataupun ketika gagal (kalah)

3.4 LANGKAH PERCOBAAN

3.4.1 PROSES PEMBUATAN DESAIN PERMAINAN MAZE PUZZLE

Merancang detail spesifikasi dan fitur permainan

Merancang FSM dan logika permainan

Merancang layout permainan dengan bantuan perangkat lunak GIMP untuk menentukan koordinat

Menulis kode VHDL untuk top level, counter, FSM, dan color ROM


Mengompile desain

Mengimplementasikan desain pada FPGA dengan output pada layar monitor

Melakukan pengujian dan troubleshooting pada fitur program

Melakukan perbaikan pada program jika diperlukan

Gambar 3-2-1 Diagram Proses Pembuatan Desain Maze Puzzle



Gambar 4-1-2 Susunan Hierarkis Program Maze Puzzle

3.4.2 PROSES PENGUJIAN DESAIN PERMAINAN MAZE PUZZLE

Menguji tampilan colorROM pada layar LCD

Menguji pergerakan objek permainan untuk bergerak secara lancar ke 4 arah dengan 2 kecepatan berbeda sesuai input pemain

Menguji pergerakan obstacle sesuai arah dan memungkinkan untuk dihindari objek permainan

Menguji objek permainan agar tidak menembus partisi ataupun obstacle

Menguji tampilan nyawa agar dapat berkurang ketika pemain menyentuh obstacle manapun


Menguji kondisi ketika kalah

Menguji kondisi ketika menang

Gambar 3-2-2 Diagram Proses Pengujian Desain Maze Puzzle

4. HASIL DAN ANALISIS

4.1 CARA KERJA SISTEM



Gambar 4-2-1 Flow Chart Sistem

Sistem permainan Maze Puzzle bekerja dengan input dari 6 buah switch, yakni SW0 untuk mengatur kecepatan gerak objek permainan, SW1 untuk me-reset permainan, dan SW6-SW9 untuk mengatur arah gerak objek permainan. Output permainan akan ditampilkan pada layar monitor.

Pada kondisi initial (sebelum memulai permainan), saklar reset harus diatur bernilai 1, akan ditampilkan judul permainan. Selanjutnya ketika reset bernilai 0, maka sistem akan berada pada kondisi start. Pada kondisi start, permainan dimulai dan layout permainan mulai ditampilkan.


Sebelum pemain menggerakkan objek, dilakukan pengecekan terhadap jumlah nyawa pemain. Pada awalnya pemain akan diberikan 3 nyawa. Apabila nyawa telah habis, maka sistem akan berpindah ke posisi fail dan akan ditampilkan keterangan bahwa pemain gagal menyelesaikan permainan. Apabila pemain masih memiliki nyawa, maka permain boleh menggerakkan objek permainan.

Ketika objek permainan dalam kondisi bergerak ataupun diam, sistem akan dilakukan pengecekan apakah pemain menyentuh obstacle atau tidak. Jika tidak maka pemain bisa melanjutkan pergerakan objek. Apabila pemain bersentuhan dengan


obstacle, maka pemain akan kembali ke posisi start dan nyawa pemain akan berkurang 1.

Apabila pemain telah mencapai garis finish maka sistem akan beralih ke kondisi win dan ditampilkan keterangan bahwa pemain berhasil menyelesaikan permainan. Dengan demikian permainan berakhir. Permainan dapat diulang kembali dengan menyalakan saklar reset.

4.2 STRUKTUR DAN ALGORITMA PROGRAM



Gambar 4-2-1 Data Path Program Maze Puzzle



Gambar 4-2-2 Diagram FSM Program Maze Puzzle

Dari gambar 4-2-1, *data path* pada sistem permainan Maze Puzzle terdiri atas 3 blok utama, yakni blok *object counter*, FSM, dan *display* VGA.

Pada blok object counter (counter.vhd), terdapat algoritma process dengan label "player_object" yang berfungsi untuk memberikan aturan untuk batasan-batasan gerak dari objek permainan. Selain itu, terdapat process dengan label "obstacle_3", "obstacle_4", "obstacle_5", "obstacle_6" yang berfungsi untuk mengatur gerak obstacle 3, obstacle 4, obstacle 5, obstacle 6. Terdapat pula algoritma process "hit_condition" yang berfungsi untuk mengatur output sinyal hit_condition apakah objek menabrak obstacle atau tidak. Setelah itu ada process "finish_condition" yang berfungsi untuk mengatur sinyal output finish apakah objek telah sampai ke finish atau belum. Pada algoritma tersebut juga terdapat sinyal posisi objek dan setiap obstacle yang di-assign dengan nilai posisi awal, sinyal clock untuk objek dan obstacle, sinyal untuk pergerakan atas atau bawah objek 4 dan 3.

Pada blok *display* VGA, akan diatur tampilan keluaran dalam antarmuka VGA. Salah satu komponen dari blok *display* adalah colorrom.vhd. Pada komponen color rom, terdapat 4 tampilan yang akan ditunjukkan ke layar LCD yang ditentukan dari state pada saat ini. Tampilan pertama adalah tulisan "Maze Puzzle" yang akan ditampilkan ketika state berada pada state initial. Ketika state berada pada state start atau state move, yang ditampilkan adalah layar interface game dan nyawa yang ditampilkan tergantung dari berapa banyak jumlah kematian yang telah terjadi. Kemudian tampilan "You Win" akan ditampilkan pada state win dan tampilan "NOOB!" akan ditampilkan pada state fail.

Pada blok FSM, terdapat 6 state yaitu "initial", "start", "move", "win", "fail", "reset". Alur state machine dari algoritma tersebut adalah permainan dimulai dari state initial, setelah itu ke state start untuk dicek apakah pemain sudah mati sebanyak 3 kali atau belum. Jika sudah, maka state selanjutkan akan ke state fail, namun jika belum, akan ke state move. Pada state move ini pemain akan menggerakkan objek sampai akhirnya mencapai finish atau menabrak obstacle. Jika objek menabrak obstacle, state selanjutnya adalah state reset yang berfungsi untuk mereset semua posisi objek dan pada state reset pula jumlah mati ditambah 1. Jika objek mencapai finish, state selanjutnya adalah state win. State win hanya dapat berpindah ke state initial ketika diberikan input reset = '1'.

4.3 HASIL PENGUJIAN

No.	Aspek Pengujian	Hasil Pengujian
1	Simulasi FSM dan Counter	Berhasil
2	Tampilan ColorROM pada layar LCD	Berhasil
3	Pergerakan objek permainan ke 4 arah	Berhasil
4	Kecepatan objek permainan yang dapat diubah	Berhasil
5	Pergerakan <i>obstacle</i> sesuai arah dan memungkinkan untuk dihindari objek permainan	Berhasil
6	Objek permainan tidak menembus partisi ataupun obstacle	Berhasil
7	Tampilan nyawa berkurang ketika pemain menyentuh obstacle manapun	Berhasil
8	Kondisi menang	Berhasil
9	Kondisi kalah	Berhasil
10	Kondisi reset	Berhasil


Tabel 4-3-1 Hasil Pengujian Desain Maze Puzzle




Gambar 4-3-1 Tampilan Judul Permainan



Gambar 4-3-2 Tampilan *Layout* Permainan pada Layar LCD



Gambar 4-3-3 Tampilan Apabila Pemain Kalah dalam Permainan



Gambar 4-3-4 Tampilan Apabila Pemain Berhasil Memenangkan Permainan

Pada awal pengujian, beberapa hal kembali ditinjau dan disempurnakan, baik dari *layout* hingga metode menggerakkan objek.

Untuk menggerakkan objek permainan, pada awalnya, kami menggunakan 4 buah push button. Namun dari hasil pengujian ditemukan bahwa objek cenderung sulit untuk digerakkan dan kurang responsif karena kondisi push button yang kurang baik. Solusinya adalah mengganti input dengan menggunakan switch. Dengan mengganti input pergerakan objek ke switch, masalah berhasil diselesaikan, meskipun harus mengurangi aspek user experience. Untuk pengembangan selanjutnya, diharapkan dapat menggunakan joystick untuk memudahkan pemain menggerakkan objek.

Selain itu, ditemukan masalah lainnya yang membuat permainan terhenti ketika *layout* program dibuat semakin rumit. Hal tersebut mungkin disebabkan keterbatasan pemrosesan pada FPGA sehingga terjadi *overload* ketika program dibuat semakin rumit. Oleh karena itu, dilakukan optimalisasi dalam program sehingga tingkat kerumitan program dapat dikurangi tanpa mempengaruhi *output* program secara signifikan.

Pada pengujian akhir, diketahui bahwa permainan dapat berjalan dengan baik dan sesuai dengan spesifikasi yang direncanakan. Seluruh fitur permainan baik tampilan, nyawa, rintangan, maupun pergerakan objek dapat bekerja dengan baik.

5. KESIMPULAN

Dari percobaan tersebut, dapat disimpulkan bahwa:

- Permainan Maze Puzzle berhasil dirancang dengan baik dan berhasil diimplementasikan pada FPGA dengan output layar LCD.
- 2. Pembuatan program permainan Maze Puzzle berhasil menjadi sarana untuk mengenal dan mempelajari perancangan sistem digital, khususnya melalui pemrograman VHDL, VGA interface, dan implementasi pada FPGA.

DAFTAR PUSTAKA

[1] Stephen Brown, Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design 3rd edition, Mc. GrawHill, New York, 2009.

- [2] Mervin T. Hutabarat, dkk. *Petunjuk Praktikum Sistem Digital*, ITB, Bandung, 2019.
- [3] https://www.computerhope.com/jargon/v/v ga.htm, diakses pada 25 November 2019 pukul 22.30.
- [4] Mervin T. Hutabarat, dkk. *Petunjuk Praktikum Sistem Digital*, ITB, Bandung, 2019.
- [5] Ibid.
- [6] Ibid.
- [7] https://www.digikey.com/eewiki/pages/view page.action?pageId=15925278, diakses pada 25 November 2019 pukul 23.10.
- [8] http://martin.hinner.info/vga/timing.html, diakses pada 25 November 2019 pukul 23.20.
- [9] Mervin T. Hutabarat, dkk. *Petunjuk Praktikum Sistem Digital*, ITB, Bandung, 2019.
- [10] Ibid.

LAMPIRAN

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
        ENTITY top level whd IS

PORT(
i div : IN S'
reset : IN S'
CLOCK 50 : IN S'
SW : IN S'
PB : IN S'
i inc row : IN STD FO
ENTITY top_level_vhd IS

PORT(
idiv : IN STD LOGIC;
reset : IN STD LOGIC;
CLOCK 50 : IN STD LOGIC;
SW : IN STD LOGIC_VECTOR( 9 DOWNTO 0 );
PB : IN STD LOGIC_VECTOR( 3 DOWNTO 0 );
i inc_row : IN STD LOGIC;
i dec_row : IN STD LOGIC;
i dec_row : IN STD LOGIC;
i dec_column: IN STD LOGIC;
i dec_column: IN STD LOGIC;
i dec_column: IN STD LOGIC;
VGA R : OUT STD LOGIC VECTOR( 5 DOWNTO 0 );
VGA G : OUT STD LOGIC VECTOR( 5 DOWNTO 0 );
VGA HS : OUT STD LOGIC;
VGA LOGIC;
VGA_CLK : OUT STD LOGIC;
VGA_CLK : OUT STD LOGIC;
VGA_BLANK : OUT STD_LOGIC;
VGA_BLANK : OUT STD_LOGIC_VECTOR( 35 DOWNTO 0 );
END top_level_vhd;
ARCHITECTURE behaviors CT. . . .
         ARCHITECTURE behavioral OF top_level_vhd IS
        SIGNAL hPos : STD_LOGIC_VECTOR ( 9 DOWNTO 0 );
SIGNAL vPos : STD_LOGIC_VECTOR ( 9 DOWNTO 0 );
SIGNAL
        SIGNAL

v Obs1,v Obs2,v Obs3,v Obs4,v Obs5,v Obs6,h Obs1,h Obs2,h Obs3,h Obs4,
h Obs5,h Obs6: STD LOGIC VECTOR (9 DOWNTO 0);
SIGNAL z signal: STD LOGIC VECTOR (4 DOWNTO 0);
SIGNAL finish signal, hit_obstacle_signal, resetcounter_signal,clk:
                                                ENT display_vhd IS
                                                                                    ## STD LOGIC;

IN STD LOGIC;

IN STD LOGIC;

IN STD LOGIC (** O DOWNTO 0 );

IN STD LOGIC (** O DOWNTO 0 );

IN STD LOGIC VECTOR (** O DOWNTO 0 );

IN STD LOGIC VECTOR (** O DOWNTO 0 );

IN STD LOGIC VECTOR (** DOWNTO 0 );

OUT STD LOGIC;

OUT STD LOGIC;

OUT STD LOGIC;

OUT STD LOGIC;

OUT STD LOGIC;
                                  PORT (
i clk
                                   i hPos
i vPos
                                      vObs1
                                   hObs1
                                      vObs2
                                   hObs2
                                   vObs3
hObs3
                                   vObs4
hObs4
                                   vObs5
hObs5
        hObs5
vObs6
hObs6
VGA_R
VGA_G
VGA_B
VGA_B
VGA_US
VGA_US
VGA_US
VGA_CLK
VGA_BLANK
END COMPONENT;
                                 ONENT counter
FORT(
i clk
i div
reset
i inc row
i dec row
i dec column
cobj row
o obj column
vObs1
hObs1
vObs2
hObs2
vObs3
                                                                                                                    : IN STD LOGIC;
: OUT STD LOGIC;
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 );
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC VECTOR( 9 DOWNTO 0 )
: OUT STD LOGIC;
: OUT STD LOGIC;
                                   vObs3
hObs3
                                      vObs4
                                   hObs4
                                      vObs5
                                   hObs5
                                      vObs6
                                   hObs6
                                      o_clk
finish
         hit_obstacle END COMPONENT;
         COMPONENT maze IS
                                   PORT (
                                  PORT(
i clk : IN STD LOGIC;
reset : IN STD LOGIC;
finish : IN STD LOGIC;
hit_obstacle : IN STD LOGIC;
c : OUT STD LOGIC_VECTOR( 4 DOWNTO 0 );
resetcounter : OUT STD_LOGIC_);
         END COMPONENT;
         BEGIN
         i_clk
reset
i hPos
i vPos
                                                                                                              => CLOCK 50,
                                                                                                                                          => Chock_50,
=> reset,
=> hPos,
=> vPos,
=> z_signal,
```

```
=> CLOCK_50,
=> i_div,
=> reset,
   hObs4
                    => h_Obs4,
=> v_Obs5,
    vObs5
                    => h Obs5,
=> v Obs6,
=> h Obs6,
    hObs5
    vObs6
    hObs6
    o clk
                    => clk,
=> finish signal
    finish
    hit_obstacle => hit_obstacle_signal);
fsm : maze
    PORT MAP (
i clk
                    => clk,
    END behavioral;
```

Gambar 6-1 Kode VHDL top_level_vhd.vhd

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
 ENTITY counter IS
         PORT(
i clk
i div
                                                            i div
reset
i_inc_row
i_dec_row
i_inc_column
i_dec_column
o_obj_row
o obj_column
vObsl
                                                                     STD LOGIC;
STD LOGIC;
STD LOGIC;
STD LOGIC;
STD LOGIC;
STD LOGIC VECTOR(
                    v0bs1
                   hObs1
                    vObs2
                   hObs2
                    vObs3
                   hObs3
                    vObs4
                   hObs4
                    vObs5
                                                                     STD LOGIC VECTOR ( 9 DOWNTO 0 );
STD LOGIC VECTOR ( 9 DOWNTO 0 );
STD LOGIC VECTOR ( 9 DOWNTO 0 );
STD LOGIC;
STD LOGIC;
STD LOGIC;
STD LOGIC;
                   hObs5
                                                            OUT
                    vObs6
                   hObs6
                                                            OUT
                      clk
                    finish
                                                            OUT
                   hit_obstacle
 END counter;
 ARCHITECTURE behavioral OF counter IS
SIGNAL count row
"0010010010"; -- 54
SIGNAL count_column
"0010000001"; -- 10
                                         : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
                                           : STD LOGIC VECTOR ( 9 DOWNTO 0 ) :=
 SIGNAL obs1 row
                                                     : STD LOGIC VECTOR ( 9 DOWNTO 0 ) :=
                            -- 45
 SIGNAL obsl column
                                            : STD LOGIC VECTOR ( 9 DOWNTO 0 ) :=
"U010000001"; -- 129

SIGNAL obs2 row

"0010000001"
                                                     : STD LOGIC VECTOR ( 9 DOWNTO 0 ) :=
 SIGNAL obs2_colum
                                            : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
"0011100101"; -- 229

SIGNAL obs3_row

"0000101101"; -- 45
                                                     : STD LOGIC VECTOR ( 9 DOWNTO 0 ) :=
 "00001011U1"; - ...
SIGNAL obs3 column
"10100101": -- 329
                                             : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
 "0101001001"; -- 329

SIGNAL obs4 row
                                                    : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
 "0001110111"; -- ...

SIGNAL obs4_column
                                             : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
 "0110101101"; -- 429

SIGNAL obs5_row
                                                    : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
"0011000011"; -- 193
SIGNAL obs5_column
"0110101101"; -- 429
SIGNAL obs6 row
"0100101001"; -- 297
                                             : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
                                                   : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
"0100101001"; -- 297
SIGNAL obs6 column
"001000001"; -- 129
SIGNAL obs3_atas
SIGNAL obs4_atas
SIGNAL clock_obj
SIGNAL clock_obj
                                              : STD_LOGIC_VECTOR( 9 DOWNTO 0 ) :=
                                              : STD_LOGIC := '0';
: STD_LOGIC := '1';
: STD_LOGIC;
: STD_LOGIC;
component CLOCKDIV is port(
   CLK: IN std logic;
   IN DIV : IN std logic;
   O_DIVOUT: OUT std_logic);
 end component;
 -- Counter Objek Player -- player object : PROCESS(clock_obj, reset)
         BEGIN
if (reset = '1') then
    count row <= "0000110110";
    count_column <= "0000001010";</pre>
                 IF( clock obj'EVENT ) AND ( clock obj = '1' ) then

if (i inc row = '0' and i dec row = '1') then

if ((count row >= 45 and count row < 479-33) or

(count row >= 195 and count row < 330-33) or

(count row >= 345 and count row < 479-33)) then

count_row <= count_row + 1;

elsi (count_row>=179-33 and count_row <= 195 and

lumn >= 505) or
 count_column >= 505) or
(count_row >= 329-33 and count_row <= 345 and count_column <= 102) then
                            (count_row >= 329-33 and count_row <= 345 and count_column <= 102) then
```

```
count_column > 0) or
                                                                                                  (count_row >= 195 and count_row <= 330-33 and
      count column > 0) or
     count_column > 0))then (count_row >= 345 and count_row <= 479-33 and
   count column <= count column - 1;

elsif (count_row >= 179-33 and count_row <= 195 and count_column > 505) or
count_column > 505) or (count_row >= 179-33 and count_row <= 195 and count_column > 0 and count_column <= 135-33) then count_column <= count_column - 1; end if; end if; end if; end if; end if; end if; end if;
    -- Counter Obstacle 3 --
obstacle 3 : PROCESS(clock_obs, reset)
BEGIN
if (reset = 'l') then
                                           obs3 row <= "00100000001";
obs3 column <= "0101001001";
obs3_atas <= '0';
                         else
                                          IF(( clock_obs'EVENT ) AND ( clock_obs = 'l' )) then
IF (obs3_atas = 'l') THEN
IF (obs3_row > 45) THEN
obs3_row <= obs3_row - 1;</pre>
                                                                                    ELSE
                                                              obs3_atas <= '0';
                                                                                                          obs3_atas <= '1';
                                                                end IF;
END IF;
                           END IF;
end if;
    END PROCE
    -- Counter Obstacle 4 --
obstacle 4 : PROCESS(clock_obs, reset)
BEGIN
if (reset = '1') then
obs4 row <= "0001110111";
obs4 column <= "01101011101";
obs4_atas <= '1';
                        obs4_atas <= '1',
else

IF(( clock_obs'EVENT ) AND ( clock_obs = '1' )) then

IF (obs4_atas = '1') THEN

IF (obs4_row < 45 THEN

obs4_row <= obs4_row - 1;

ELSE
                                                                                                          obs4_atas <= '0';
                                                               obs4 atas <= '0';
end IF;
end IF;
ELSIF (obs4 atas = '0') THEN
IF (obs4 row < 11942') THEN
obs4 row <= obs4 row + 1;
ELSE
 . :19+27)
. <= obs4_row +
...oE
...obs4_atas <= '1';
...end IF;
..
    -- Counter Obstacle 5 --
obstacle 5 : PROCESS(clock_obs, reset)
BEGIN
                     BEGIN
if (reset = '1') then
   obs5 row <= "0011000011";
   obs5_column <= "0110101101";</pre>
                     obs5_column <= "0110101101";

else

IF( clock obs'EVENT ) AND ( clock obs = '1' ) then

IF (obs5 row < 330-33 ) AND (obs5_column = 429) THEN

obs5_row <= obs5_row + 1;

ELSIF ( obs5_column > 129) AND (obs5_row = 330-33) THEN

obs5_column <= obs5_column - 1;

ELSIF ( obs5 row > 195 ) AND ( obs5_column = 129 ) THEN

obs5_row <= obs5_row - 1;

ELSIF ( obs5_column <= 429 ) AND ( obs5_row = 195 ) THEN

obs5_column <= obs5_column + 1;

END IF;
                                             END IF;
    end if;
END PROCESS
     -- Counter Obstacle 6 -- obstacle 6 : PROCESS(clock_obs, reset)
BEGIN
                    BEGIN
if (reset = '1') then
    obs6 row <= "0100101001";
    obs6_column <= "0010000000</pre>
                                         IF( clock_obs'EVENT ) AND (clock_obs = '1' ) then

IF (obs6_row < 330-33 ) AND (obs6_column = 429) THEN

obs6_row <= obs6_row + 1;

ELSIF (obs6_column > 129) AND (obs6_row = 330-33) THEN

obs6_column <= obs6_column - 1;

ELSIF (obs6_row > 195 ) AND (obs6_row = 129 ) THEN

obs6_row <= obs6_row - 1;

ELSIF (obs6_column < 429 ) AND (obs6_row = 195 ) THEN

obs6_row <= obs6_row - 1;

ELSIF (obs6_column < 429 ) AND (obs6_row = 195 ) THEN

obs6_column <= obs6_column + 1;

END IF;

if;
     -- Mengeluarkan output posisi objek dan setiap obstacle --
v0bs1 <= obs1 row;
h0bs1 <= obs1 column;
v0bs2 <= obs2 row;
h0bs2 <= obs2 row;
h0bs3 <= obs3 row;
h0bs3 <= obs3 column;
v0bs4 <= obs4 row;
```

```
hObs4 <= obs4 column;
vObs5 <= obs5 row;
hObs5 <= obs5 column;
vObs6 <= obs6_row;
hObs6 <= obs6_column;
 o obj row <= count row;
o_obj_column <= count_column;
hit obstacle <= '1';
       ELSE
             hit obstacle <= '0';
 END IF;
END PROCESS;
 -- Kondisi dimana objek mencapai finish (garis finish masih belum
 finish_condition : PROCESS(count_row, count_column)
 BEGIN
      IF (count row = 312) THEN finish <= '1';
ELSE
             finish <= '0':
END IF;
END PROCESS;
 -- Keluaran clockdiv --
obj clock: clockdiv port map(i clk, i div, clock_obj);
obs_clock: clockdiv port map(i_clk, '0', clock_obs);
o_clk <= clock_obs;
 END behavioral;
```

Gambar 6-2 Kode VHDL counter.vhd

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
           PORT (
i clk
skip
reset
finish
           ARCHITECTURE FSM OF maze IS
   TYPE state type IS (initial, start, move, win, fail);
   signal state
signal dies
                            : state_type;
    : STD_LOGIC_VECTOR (1 DOWNTO 0) := "00";
   PROCESS (i_clk,skip,reset)
 PROCESSION.

BEGIN

IF reset = '1' THEN

state <= initial;

ELSIF rising edge (i clk) THEN

CASE state IS

WHEN initial =>

TF (skip = '1')
                                    ,sarp = '1') THEN
  state <= initial;
ELSE</pre>
                                             state <= start;
                            END IF;
WHEN start =>
                                    IF dies < 3 THEN
state <= move;
ELSE
                                    END IF;
                                             state <= fail:
                                    Imove =>
IF (hit obstacle = '1') THEN
    state <= start;
    dies <= dies + 1;
ELSIF (finish = '1') THEN
    state <= win;
ELSE</pre>
state <= 1

END IF;
WHEN win =>
state <= win;
WHEN fail =>
state <= fail;
END IF;
END PROCESS;
                                             state <= move;
   PROCESS (state, dies)
           ESS (Scale,
BEGIN

IF state = initial THEN

7 <= "00000";
                   resetcounter <= '1';

LSIF state = start AND dies = 2 THEN

z <= "11010";

resetcounter <= '1';

ELSIF state = move AND dies = 0 THEN

z <= "00011";

ELSIF state = move AND dies = 1 THEN

z <= "110011";
                    z \le "10011"; ELSIF state = move AND dies = 2 THEN
                   z <= "11011";
ELSIF state = win THEN
                   z <= "11111";
ELSIF state = fail THEN
z <= "00100";
                    END IF;
  END PROCESS;
```

Gambar 6-3 Kode VHDL maze.vhd

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
     ENTITY display_vhd IS
                                                                                                           . IN STD LOGIC;

: IN STD LOGIC;

: IN STD LOGIC;

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: IN STD LOGIC VECTOR ( 9 DOWNTO 0 );

: OUT STD LOGIC VECTOR ( 5 DOWNTO 0 );

: OUT STD LOGIC VECTOR ( 5 DOWNTO 0 );

: OUT STD LOGIC VECTOR ( 5 DOWNTO 0 );

: OUT STD LOGIC VECTOR ( 5 DOWNTO 0 );

: OUT STD LOGIC VECTOR ( 5 DOWNTO 0 );

: OUT STD LOGIC VECTOR ( 5 DOWNTO 0 );

: OUT STD LOGIC;

: OUT STD LOGIC;

: OUT STD LOGIC;
                                      PORT (
i clk
reset
i hPos
i_vPos
                                        vObs1
hObs1
vObs2
hObs2
                                        vObs3
hObs3
vObs4
hObs4
vObs5
hObs5
                                         vObs6
                                        hObs6
VGA_R
VGA G
VGA B
                                        VGA HS
VGA VS
                                        VGA_CLK
VGA_BLANK
     END display_vhd;
SIGNAL red : STD LOGIC VECTOR (5 DOWNTO 0);
SIGNAL green : STD LOGIC VECTOR (5 DOWNTO 0);
SIGNAL blue : STD LOGIC VECTOR (5 DOWNTO 0);
SIGNAL red_color : STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL green_color : STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL blue color : STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL pixel row : STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL pixel row : STD LOGIC VECTOR (9 DOWNTO 0);
SIGNAL pixel row : STD LOGIC VECTOR (9 DOWNTO 0);
SIGNAL red on : STD LOGIC;
SIGNAL green on : STD LOGIC;
SIGNAL blue on : STD LOGIC;
SIGNAL v Obs2.v Obs
   ARCHITECTURE behavioral OF display_vhd IS
     SIGNAL
v Obs1,v Obs2,v Obs3,v Obs4,v Obs5,v Obs6,h Obs1,h Obs2,h Obs3,h Obs4,h Obs5,h Obs6: STD_LOGIC_VECTOR (9 DOWNTO 0);
                             PONENT vga IS

PORT(
i clk : IN STD LOGIC;
i red : IN STD LOGIC;
i green : IN STD LOGIC;
i blue : IN STD LOGIC;
o red : OUT STD LOGIC;
o blue : OUT STD LOGIC;
o horiz sync : OUT STD LOGIC;
o vert sync : OUT STD LOGIC;
o pixel row : OUT STD LOGIC;
O pixel column: OUT STD LOGIC VECTOR( 9 DOWNTO 0 );
COMPONENT;
     COMPONENT color_rom_vhd IS
PORT(
i_hPos : IN
                                    o red
o green
o blue
END COMPONENT;
                                                                                                                                                     : OUT STD LOGIC VECTOR ( 7 DOWNTO 0 );
: OUT STD LOGIC VECTOR ( 7 DOWNTO 0 );
: OUT STD LOGIC VECTOR ( 7 DOWNTO 0 ));
     BEGIN
   vga_driver0 : vga
PORT MAP (
i_clk
i red
i green
i blue
o red

        PORT MAP (

        i_clk
        > i_clk,

        i_red
        >> 'l',

        i_green
        > 'l',

        o_red
        >> red on,

        o_green
        >> green on,

        o_blue
        >> blue on,

        o_vert_sync
        >> VGA MS,

        o_pixel_row
        >> pixel_row,

        o_pixel_column
        >> pixel_column);

   color rom0 : color_rom_vhd

PORT MAP (
i hPos => :
i_vPos => :
i_pixel_column => ;
i_pixel_row => ;
                                                                                                                                                                 m_vhd

>> i hPos,
>> i_vPos,
>> pixel_column,
>> pixel_row,
>> z,
>> vObs1,
>> vObs1,
>> vObs2,
>> hObs2,
>> vObs3,
>> hObs3,
>> vObs4,
>> vObs4,
>> vObs4,
>> vObs5,
>> hObs5,
>> vObs6,
>> hObs6,
>> hObs6,
                                    z
v0bs1
h0bs1
v0bs2
h0bs2
v0bs3
h0bs3
v0bs4
h0bs4
v0bs5
                                           vObs5
                                        hObs5
```

hObs6

=> hObs6,

```
=> red color,
=> green color,
=> blue_color);
          o red
o green
o_blue
red <= red color (7 DOWNTO 2);
green <= green color(7 DOWNTO 2);
blue <= blue_color (7 DOWNTO 2);
PROCESS(red_on,green_on,blue_on,red,green,blue)
BEGIN
    IF (red_on = '1' ) THEN VGA_R <= red;
ELSE VGA_R <= "0000000";
END IF;</pre>
    IF (green on = '1' ) THEN VGA_G <= green;
ELSE VGA_G <= "0000000";
END IF;</pre>
   IF (blue_on = '1' ) THEN VGA_B <= blue;
ELSE VGA_B <= "0000000";
END IF;</pre>
END PROCESS;
END behavioral;
```

Gambar 6-4 Kode VHDL display_vhd.vhd

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
             ENTITY color_rom_vhd IS
                                                                    : OUT STD LOGIC VECTOR (7 DOWNTO 0);
: OUT STD LOGIC VECTOR (7 DOWNTO 0);
: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
                o red
                o green
o blue
END color rom_vhd;
ARCHITECTURE behavioral OF color rom vhd IS
                                                             : STD LOGIC VECTOR (7 DOWNTO 0) := "11111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "11111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "11111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "111111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "111111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "111111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "111111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "111111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "111111111";
: STD LOGIC VECTOR (7 DOWNTO 0) := "11111111";
 SIGNAL r life1
 SIGNAL g lifel
SIGNAL b lifel
 SIGNAL r life2
SIGNAL r life2
SIGNAL g life2
SIGNAL b life2
SIGNAL r_life3
SIGNAL g_life3
SIGNAL b life3
 CONSTANT r panel
 CONSTANT g panel
                                                               : STD LOGIC VECTOR (7 DOWNTO 0) := "111111111";
: STD_LOGIC_VECTOR (7 DOWNTO 0) :=
                                                                       : STD_LOGIC_VECTOR (7 DOWNTO 0) :=
 CONSTANT r_pnshdw
"OODOOOOO";

CONSTANT g pnshdw
: STD_LOGIC_VECTOR (7 DOWNTO 0) := "00000000";

CONSTANT r grid : STD_LOGIC_VECTOR (7 DOWNTO 0) := X*F2*;

CONSTANT g grid : STD_LOGIC_VECTOR (7 DOWNTO 0) := X*F2*;

CONSTANT b_grid : STD_LOGIC_VECTOR (7 DOWNTO 0) := X*F2*;
SIGNAL grid
                                                                : STD_LOGIC;
BEGIN
 PROCESS(i_pixel_row,i_pixel_column, i_vPos, i_hPos,z,
vObs1,vObs2,vObs3,vObs4,vObs5,vObs6,
hObs1,hObs2,hObs3,hObs4,hObs5,hObs6)
BEGIN
               --INITIAL

IF z = "00000" THEN

IF (i_pixel_row >= 80 AND i_pixel_row <= 240) AND
--M
((i pixel column >= 120 AND i pixel column <= 140)
OR (i pixel column >= 200 AND i pixel column <= 220)
OR (i pixel column >= 160 AND i pixel column <= 180 AND
i_pixel_column <= 180)
i_pixel_row <= 180)
OR (i_pixel_column >= 120 AND i_pixel_column <=220 AND i_pixel_column <=220 AND i_pixel_column <=200 
                              OR (i pixel column >= 240 AND i pixel column <= 260)
OR (i pixel column >= 300 AND i pixel column <= 320)
OR (i pixel column >= 240 AND i pixel column <= 320 AND cow <= 100)
i pixel row <=
1 pixel row <= 100)

OR (i pixel column >= 240 AND i pixel_column <= 320 AND i_pixel_row >= 160 AND i_pixel_row <= 180)
oR (i pixel_column >= 340 AND i_pixel_column <= 420 AND i pixel row <= 100)
- PLACE COLUMN <= 100)

OR (i pixel column >= 340 AND i pixel column <= 420 AND i pixel row >= 160 AND i pixel row <= 180)

OR (i pixel column >= 340 AND i pixel column <= 420 AND i pixel row >= 220)
OR (i pixel_column >= 400 AND i_pixel_column <= 420 AND i_pixel_row <= 180)
OR (i_pixel_column >= 340 AND i_pixel_column <= 360 AND i pixel_row >= 160)
OR (i pixel column >= 440 AND i pixel column <= 460)
OR (i_pixel_column >= 460 AND i_pixel_column <= 520 AND i_pixel_row <= 100)
L pixel_row <= 100)

OR (i_pixel_column >= 460 AND i_pixel_column <= 510 AND i_pixel_row >= 160 AND i_pixel_row <= 180)

OR (i_pixel_column >= 460 AND i_pixel_column <= 520 AND i_pixel_row >= 220))
                              "00010000":
                                ELSIF (i_pixel_row >= 280 AND i_pixel_row <= 380) AND
--P
((i pixel column >= 90 AND i pixel column <=110)
OR (i pixel column >= 130 AND i pixel_column <= 150 AND
i pixel row >= 300 AND i pixel row <= 320)
OR (i pixel_column >= 110 AND i pixel_column <= 150 AND
i pixel row <= 300)
OR (i pixel_column >= 110 AND i pixel_column <= 150 AND
i_pixel_row >= 320 AND i_pixel_row <= 340)
                               OR (i pixel column >= 170 AND i pixel column <= 190)
OR (i_pixel_column >= 210 AND i_pixel_column <= 230)
```

```
OR (i pixel_column >= 190 AND i_pixel_column <= 210 AND i_pixel_row >= 360)
 -Z

OR (i pixel column >= 250 AND i pixel column <= 310 AND
i pixel row <= 300)

OR (i pixel column >= 250 AND i pixel column <= 310 AND
i pixel row >= 320 AND i pixel row <= 340)

OR (i pixel column >= 250 AND i pixel column <= 310 AND
i pixel row >= 360)
... (*_pixei_coiumn >= 250 AND i_pixel_column <= 310 AND i_pixel_row >= 360)

OR (i_pixel_column >= 290 AND i_pixel_column <= 310 AND i_pixel_row <= 340)

i_pixel_row <= 340)

OR (i_pixel_column >= 250 AND i_pixel_column <= 270 AND i_pixel_row >= 320)
--Z
OR (i pixel_column >= 330 AND i_pixel_column <= 390 AND
i_pixel_row <= 300)
OR (i pixel_column >= 330 AND i_pixel_column <= 390 AND
i_pixel_row >= 320 AND i_pixel_row <= 340)
OR (i_pixel_column >= 330 AND i_pixel_column <= 390 AND
i_pixel_row >= 360)
i_pixel_row >= 360)
i_pixel_row >= 360)
OR (i_pixel_column >= 370 AND i_pixel_column <= 390 AND
i_pixel_row <= 340)
i_pixel_row >= 320)
 OR (i_pixel_column >= 410 AND i_pixel_column <= 430)
OR (i_pixel_column >= 430 AND i_pixel_column <= 470 AND
i pixel_row >= 360)
OR (i pixel column >= 490 AND i pixel column <= 510)
OR (i pixel column >= 510 AND i pixel column <= 550 AND
i pixel row <= 300)
OR (i pixel column >= 510 AND i pixel column <= 540 AND
i pixel row >= 320 AND i pixel row <= 340)
OR (i pixel column >= 510 AND i pixel column <= 550 AND
i pixel row >= 360))
                               o_red <= "000000000"; o_green <="00011000"; o_blue <=
  "00010000":
                       --BACKGROUND
                     ELSE
                               o_red <= "000000000"; o_green <="00000000"; o_blue <=
                      END IF:
  --START/MOVE
ELSIF (z = "00001" OR z = "10001" OR z = "11010" OR z = "00011" OR
z = "10011" OR z = "11011") THEN
--PANFI.
                     --PAREL

IF (i_pixel_row <= 40) THEN

IF (i_pixel_row >= 10 AND i_pixel_row <= 35) THEN

--LIFES

IF z = "00001" OR z = "00011" THEN
                                                  FES
= "00001" OR z = "00011" THEN
r life1 <= X"99";
g life1 <= X"00";
b life1 <= X"00";
r life2 <= X"00";
b life2 <= X"00";
b life3 <= X"00";
r life3 <= X"99";
g life3 <= X"00";
b life3 <= X"00";
b life3 <= X"00";
                                        blife3 < x"00";

ELSIF z = "10001" OR z = "10011" THEN
r life1 < x"99";
g life1 < x"00";
blife1 < x"00";
r life2 < x"99";
g life2 < x"99";
g life3 < x"00";
blife2 < x"00";
blife3 < x"00";
c life3 < x"00";
blife3 < x"00";
                                        b lires <= x oo ,

ELSIF z = "11001" OR z

r life1 <= X"99",

g life1 <= X"00";

b_life1 <= X"00";

r_life2 <= X"00";
                                                    g life2 <= X"00'
b life2 <= X"00'
r life3 <= X"00'
                                                    g life3 <= X"00'
b life3 <= X"00'
                                         END IF
                                         IF (i pixel column >= 590 AND i pixel column <= 600)
                                                  o red <= r life1; o green <= g life1; o blue <=
 b lifel;
                                         ELSIF (i pixel column >= 605 AND i pixel column <=
 615) THEN
                                                  o_red <= r_life2; o_green <= g_life2; o_blue <=
 b life2;
                                         ELSIF (i pixel column >= 620 AND i pixel column <=
 630) THEN
                                                 o_red <= r_life3; o_green <= g_life3; o_blue <=
 b life3;
                                              THE TOAM MAZE
                                         ELSIF (i_pixel_column >= 10 AND i_pixel_column <= 15)
                                                  ((i_pixel_column >= 15 AND i_pixel_column <= 28
 AND i_pixel_row <= 15)
                                                   OR (i_pixel_column >= 19 AND i_pixel_column <=
  24 AND i pixel row <= 30)
                                                    OR (i_pixel_column >= 28 AND i_pixel_column <=
                                                   OR (i_pixel_column >= 43 AND i_pixel_column <=
  48)
                                                  OR (i_pixel_column >= 53 AND i_pixel_column <=
  58)
```

```
OR (i_pixel_column >= 48 AND i_pixel_column <=
   53 AND i_pixel_row <= 15)
  OR (i_pixel_column >= 48 AND i_pixel_column <= 53 AND i pixel row >= 25 AND i pixel row <= 30)
 --Z
OR (i_pixel_column >= 68 AND i_pixel_column <=
83 AND i pixel row <= 15)
OR (i_pixel_column >= 68 AND i_pixel_column <=
83 AND i_pixel_row >= 20 AND i_pixel_row <= 25)
OR (i_pixel_column >= 68 AND i_pixel_column <=
83 AND i_pixel_row >= 30)
OR (i_pixel_column >= 78 AND i_pixel_column <=
83 AND i_pixel_row <= 25)
  OR (i_pixel_column >= 78 AND i pixel_column <= 83 AND i pixel row <= 25)
OR (i_pixel_column >= 68 AND i_pixel_column <= 73 AND i pixel row >= 20)
                                                                           OR (i_pixel_column >= 93 AND i_pixel_column <=
                                                                            OR (i_pixel_column >= 98 AND i_pixel_column <=
 OR (i_pixel_column >= 98 AND i_pixel_column <= 108 AND i_pixel_row <= 15)
OR (i_pixel_column >= 98 AND i_pixel_column <= 108 AND i pixel row >= 20 AND i pixel row <= 25)
OR (i_pixel_column >= 98 AND i_pixel_column <= 108 AND i_pixel_row >= 30))
                                                                          o_red <= "00000000"; o_green <="00011000";
 o blue <= "00010000";
                                                                            o_red <= r_panel; o_green <= g_panel; o_blue
                                            END IF;
  <= b panel;
                                                            o_red <= r_panel; o_green <= g_panel; o_blue <=
  b panel;
                                              END IF;
                                 --BATAS PANEL
                                class (i pixel row > 40 AND i pixel row <= 44) THEN
cored <= r_pnshdw; cogreen <= g_pnshdw; coblue <= b_pnshdw;
--TEMBOK

ELSIF (i pixel row >= 180 AND i pixel row <= 194 AND i pixel column <= 504)

OR (i pixel row >= 330 AND i pixel row <= 344 AND i pixel column >= 136) THEN

o red <= "00000000"; o green <= "00000000"; o blue <= "00000000";
                              --FINISH AREA

ELSIF i_pixel_row >= 345 THEN

IF (i_pixel_column >= 540 AND i_pixel_column <= 580 AND cow <= 400) THEN

o_red <= X"FF"; o_green <= X"FF"; o_blue <= X"99";
                                               ELSIF (i pixel row >= 360 AND i pixel row <= 460 AND (
 --F
(i pixel column >= 40 AND i pixel column <= 60)
OR (i pixel column >= 60 AND i pixel_column <= 120 AND
i pixel_row <= 380)
OR (i pixel_column >= 60 AND i pixel_column <= 100 AND
i pixel_row >= 400 AND i pixel_row <= 420)
                                              OR (i_pixel_column >= 140 AND i_pixel_column <= 160)
                                              OR (i_pixel_column >= 200 AND i_pixel_column <= 220)
OR (i_pixel_column >= 220 AND i_pixel_column <= 240 AND
 i_pixel_row <= 400)
   OR (i_pixel_column >= 240 AND i_pixel_column <= 260 AND
i pixel row >= 380 AND i_pixel_row <= 440)
   OR (i_pixel_column >= 260 AND i_pixel_column <= 280 AND</pre>
  i pixel row >= 420)
OR (i_pixel_column >= 280 AND i_pixel_column <= 300)
                                              OR (i pixel column >= 340 AND i pixel column <= 360)
                                              OR (i_pixel_column >= 400 AND i_pixel_column <= 480 AND = 380)
 i pixel row <= 380) - OR (i pixel column >= 400 AND i pixel column <= 480 AND i pixel row >= 400 AND i pixel row <= 420) OR (i pixel column >= 400 AND i pixel column <= 480 AND COLUMN >= 400 AND COLUMN >= 480 A
                                              OR (i_pixel_column >= 400 AND i_pixel_column <= 420 AND
  i_pixel row <= 42
                                              OR (i_pixel_column >= 460 AND i_pixel_column <= 480 AND
  i pixel row >= 4001
                                              OR (i pixel column >= 520 AND i pixel column <= 540)
OR (i_pixel_column >= 540 AND i_pixel_column <= 580 AND
  i pixel row <=
                                              OR (i_pixel_column >= 580 AND i_pixel_column <= 600)
                                              )) THEN
o_red <= X"4D"; o_green <= X"4D"; o_blue <= X"00";</pre>
                                              end <= X"FF"; o_green <= X"FF"; o_blue <= X"99";
end IF;</pre>
END IF;

--OBSTACLE

END IF;

--OBSTACLE

i_pixel_column >= hObs1 AND i_pixel_row <= vObs1+50 AND i_pixel_column >= hObs1+50 (

i_pixel_column >= hObs2 AND i_pixel_column <= hObs1+50 (

i_pixel_column >= hObs2 AND i_pixel_column <= hObs2+50 (

i_pixel_column >= hObs2 AND i_pixel_column <= hObs2+50 (

i_pixel_row >= vObs3 AND i_pixel_row <= vObs3+33 AND (

i_pixel_row >= vObs3 AND i_pixel_row <= vObs3+33 AND (

i_pixel_column >= hObs3 AND i_pixel_row <= vObs4+33 AND (

i_pixel_column >= hObs4 AND i_pixel_column <= hObs4+33 AND (

i_pixel_column >= hObs4 AND i_pixel_row <= vObs5+33 AND (

i_pixel_column >= hObs5 AND i_pixel_row <= vObs5+33 AND (

i_pixel_column >= hObs5 AND i_pixel_row <= vObs6+33 AND (

i_pixel_column >= hObs6 AND i_pixel_column <= hObs6+33)
```

```
o_red <= "111111111"; o_green <= "00000000"; o_blue <= "00000000";
    --OBJEK PERMAINAN

ELSIF (i pixel row >= i vPos AND i pixel row <= (i vPos + 33) AND i pixel_column >= i_hPos AND i_pixel_column <= (i_hPos + 33) )
                                                        o red <= "00000000"; o green <= "00000000"; o blue <=
   "11111111";
                                        ELSE
o red <= r_grid; o_green <= g_grid; o_blue <= b_grid;
END IF;
                    --FINISH
ELSIF z = "11111" THEN
IF (i_pixel_row >= 140 AND i_pixel_row <= 340) AND
  ((i_pixel_column >= 50 AND i_pixel_column <= 70 AND i_pixel_row <= 240)
 __canci_row <- 240)
OR (i pixel_column >= 70 AND i_pixel_column <= 90 AND i pixel row >= 240)
OR (i pixel_column >= 90 AND i_pixel_column <= 110 AND i pixel row <= 240)
 OR (i_pixel_column >= 130 AND i_pixel_column <= 150)
OR (i pixel_column >= 150 AND i_pixel_column <= 170 AND i pixel row <= 160)
                                        ON (1 parer column >= 150 AND 1_pixel_column <= 170 AND ow (= 160)

OR (i pixel_column >= 150 AND i_pixel_column <= 170 AND over >= 170 AND ov
  i pixel row >
                                        OW >= 320)
OR (i pixel column >= 170 AND i pixel column <= 190)
 OR (i pixel_column >= 210 AND i_pixel_column <= 230)
OR (i pixel_column >= 250 AND i pixel_column <= 270)
OR (i pixel_column >= 230 AND i_pixel_column <= 250 I
i pixel_row >= 320)
 --W
OR (i pixel column >= 330 AND i pixel column <= 350)
OR (i pixel column >= 370 AND i pixel column <= 390 AND
i pixel row >= 220)
OR (i pixel column >= 410 AND i pixel column <= 430)
OR (i pixel column >= 350 AND i pixel column <= 410 AND
i pixel row >= 320)
                                        OR (i_pixel_column >= 450 AND i_pixel_column <= 470)
-N
OR (i_pixel_column >= 490 AND i_pixel_column <= 510)
OR (i_pixel_column >= 510 AND i_pixel_column <= 530 AND
i_pixel_row >= 160 AND i_pixel_row <= 200)
i_pixel_row >= 160 AND i_pixel_row <= 200)
i_pixel_row >= 180 AND i_pixel_row <= 300
OR (i_pixel_column >= 530 AND i_pixel_column <= 550 AND
i_pixel_row >= 180 AND i_pixel_row <= 300)
OR (i_pixel_column >= 550 AND i_pixel_column <= 570 AND
i_pixel_row >= 280 AND i_pixel_row <= 320)
OR (i_pixel_column >= 570 AND i_pixel_column <= 590))
THEN
OR | Column | Colum
                                                          o_red <= "00000000"; o_green <="00011000"; o_blue <=
                                                          o_red <= "111111111"; o_green <="111111111"; o_blue <=
   "111111111";
END IF;
                    ELSIF z = "00100" THEN

IF (((i_pixel_row >= 140 AND i_pixel_row <= 340) AND
                                        --N
((i pixel column >= 60 AND i pixel column <= 80)
OR (i pixel column >= 80 AND i pixel column <= 100 AND
or (i_pixel_column >= 80 AND i_pixel_column <= 100 AND i pixel row <= 180)

OR (i pixel column >= 100 AND i pixel_column <= 120 AND i pixel row >= 180 AND i pixel row <= 240)

OR (i pixel column >= 120 AND i pixel_column <= 140 AND i pixel row >= 240 AND i pixel row <= 300)

OR (i pixel_column >= 140 AND i pixel_column <= 160 AND i pixel_column >= 140 AND i pixel_column <= 160 AND i pixel_column >= 300)
  OR (i pixel column >= 200 AND i pixel column <= 220)
OR (i pixel_column >= 220 AND i_pixel_column <= 260 AND
   i pixel row <=
                                        OR (i_pixel_column >= 220 AND i_pixel_column <= 260 AND
   i_pixel_row >
                                         OR (i_pixel_column >= 260 AND i_pixel_column <= 280)
  OR (i pixel column >= 300 AND i pixel column <= 320)
OR (i pixel_column >= 320 AND i_pixel_column <= 360 AND
i pixel_row <= 160)
OR (i pixel_column >= 320 AND i_pixel_column <= 360 AND
i pixel_row >= 3201
  i_pixel_row >= 320)

OR (i_pixel_column >= 360 AND i_pixel_column <= 380)
-B
OR (i_pixel_column >= 400 AND i_pixel_column <= 420)
OR (i_pixel_column >= 420 AND i_pixel_column <= 480 AND
i pixel_row <= 160)
OR (i_pixel_column >= 420 AND i_pixel_column <= 480 AND
i pixel_row >= 240 AND i_pixel_row <= 260)
OR (i_pixel_column >= 420 AND i_pixel_column <= 480 AND
i_pixel_row >= 320)
OR (i_pixel_column >= 420 AND i_pixel_column <= 480 AND
 OR (i pixel_column >= 420 AND i_pixel_column <= 480 AND i_pixel_column <= 480 AND i_pixel_column <= 500 AND i_pixel_row >= 160 AND i_pixel_row <= 240)

OR (i pixel_column >= 480 AND i_pixel_column <= 500 AND i_pixel_row >= 260 AND i_pixel_row <= 320)
  --:
OR (i pixel_column >= 560 AND i_pixel_column <= 580 AND i pixel row <= 300)
  i pixel row <= 300)
    OR (i pixel_column >= 560 AND i pixel_column <= 580 AND
i pixel_row >= 320)))
                                       --LINES
OR (i pixel row >= 40 AND i pixel row <= 60)
OR (i_pixel_row >= 80 AND i_pixel_row <= 100)
```

```
OR (i pixel row >= 380 AND i pixel row <= 400)
OR (i_pixel_row >= 420 AND i_pixel_row <= 440))
    THEN o_red <= "111111111"; o_green <="00000000"; o_blue <=
```

Gambar 6-5 Kode VHDL color_rom_vhd.vhd

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY vga IS
           PORT (
i clk
i red
i green
i_blue
o_red
                      o vert sync
o piksel row
o_piksel_column
END vga;
ARCHITECTURE behavioral OF vga IS
CONSTANT TH : INTEGER := 800;

CONSTANT THB1 : INTEGER := 660;

CONSTANT THB2 : INTEGER := 756;

CONSTANT THD : INTEGER := 640;
CONSTANT TV : INTEGER := 525;

CONSTANT TVB1 : INTEGER := 494;

CONSTANT TVB2 : INTEGER := 495;

CONSTANT TVD : INTEGER := 480;
SIGNAL clock 25MHz : STD LOGIC;
SIGNAL horiz sync : STD LOGIC;
SIGNAL vert sync : STD LOGIC;
SIGNAL video on : STD LOGIC;
SIGNAL video on v : STD LOGIC;
SIGNAL video on b : STD LOGIC;
SIGNAL become : STD LOGIC;
SIGNAL become : STD LOGIC;
SIGNAL v_count : STD LOGIC_VECTOR( 9 DOWNTO 0 );
SIGNAL v_count : STD_LOGIC_VECTOR( 9 DOWNTO 0 );
 BEGIN
<= i red AND video on;
<= i_green AND video_on
<= i_blue AND video_on;</pre>
o red
 o_green
o_blue
o_horiz_sync <= horiz_sync;
o_vert_sync <= vert_sync;</pre>
PROCESS (i_clk)
BEGIN

If i_clk'EVENT AND i_clk='1' THEN

If (clock 25MHz = '0') THEN

clock Z5MHz <= '1';

ELSE
                   clock_25MHz <= '0';
END IF;</pre>
          EES
BEGIN
WAIT UNTIL( clock_25MHz'EVENT ) AND ( clock_25MHz = '1' );
IF ( h_count = TH-1 ) THEN
    h_count <= (others=>'0');
ELSE
          h count <= h_count + 1;
END IF;
         IF ( h count <= THB2-1 ) AND (h_count >= THB1-1 ) THEN
    horiz_sync <= '0';
ELSE
    horiz_sync <= '1';
END IF;</pre>
         IF ( v count >= TV-1 ) AND ( h_count >= 699 ) THEN
v count <= (others=>'0');
ELSE IF ( h count = 699 ) THEN
v count <= v_count + 1;
END IF;</pre>
          IF ( v count <= TVB2-1 ) AND ( v_count >= TVB1-1 ) THEN
    vert_sync <= '0';</pre>
          ELSE
                      vert_sync <= '1';
          END IF:
          IF ( h_count <= THD-1 ) THEN
    video_on_h <= 'l';
    o_piksel_column <= h_count;
ELSE</pre>
          video_on_h <= '0';
END IF;</pre>
          IF ( v count <= TVD-1 ) THEN
    video_on_v <= 'l';
    o_piksel_row <= v_count;
ELSE</pre>
           video_on_v <= '0';
END IF;</pre>
 END behavioral:
```

Gambar 6-6 Kode VHDL vga.vhd

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
 entity CLOCKDIV is port(
begin

IF (IN DIV = '0') THEN

div := 200000;

ELSIF (IN DIV = '1') THEN

div := 100000;

END IF;
                                               if CLK'event and CLK='1' then
   if(count < div) then
        count := count+1;
        if(DIVOUT = '0') then
            DIVOUT <= '0';
        elsif(DIVOUT = '1') then
            DIVOUT <= '1';
        end if;
        else
        if(DIVOUT = '0') then
            DIVOUT <= '1';
        elsif(DIVOUT = '1') then
            DIVOUT <= '1';
        elsif(DIVOUT = '1') then
            DIVOUT <= '0';
        end if;
        count := 0;
        end if;</pre>
                                                   end if;
                                 end process;
0 DIVOUT <= DIVOUT;</pre>
 and hehavioral:
```

Gambar 6-7 Kode VHDL clockdiv.vhd

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
LIBRARY altera_mf;
USE altera_mf.all;
 ENTITY pll_vhd IS
                                                   );
END pll_vhd;
ARCHITECTURE SYN OF pll_vhd IS
                             SIGNAL sub wire0 : STD LOGIC VECTOR (5 DOWNTO 0);
SIGNAL sub wire1 : STD LOGIC;
SIGNAL sub wire2 : STD LOGIC;
SIGNAL sub wire4 : STD LOGIC VECTOR (1 DOWNTO 0);
SIGNAL sub wire5 by : BIT VECTOR (0 DOWNTO 0);
SIGNAL sub wire5 : STD LOGIC VECTOR (0 DOWNTO 0);
                           COMPONENT altpl1
GENERIC (
    clk0 divide_by : NATURAL;
    clk0_duty_cycle : NATURAL;
    clk0 multiply by : NATURAL;
    clk0 multiply by : NATURAL;
    clk0 phase shift : STRING;
    compensate clock : STRING;
    care lock signal : STRING;
                                                        clkO_duty_cycle : NATURAL;
clkO multiply by : NATURAL;
clkO multiply by : NATURAL;
clkO multiply by : NATURAL;
compensate clock : STRING;
gate lock signal : STRING;
inclkO input frequency : NATURAL;
intended device family : STRING;
intended device family : NATURAL;
intended : STRING;
port activeclock : STRING;
port activeclock : STRING;
port clkbadO : STRING;
port clkbadO : STRING;
port clkbadO : STRING;
port_clkswitch : STRING;
port_clkswitch : STRING;
port_clkswitch : STRING;
port_ordigupdate : STRING;
port inclkO : STRING;
port inclkO : STRING;
port inclkO : STRING;
port pott inclkO : STRING;
port pott inclkO : STRING;
port pott pfdena : STRING;
port pfdena : STRING;
port phasecounterselect : STRING;
port_phasestep : STRING;
port_phasestep : STRING;
port_phasestep : STRING;
port_scanacla : STRING;
port scandata : STRING;
port clkO : STRING;
port_clkO : STRING;
port_clkO : STRING;
port_clkO : STRING;
port_clkenaO : STRING;
                                                                                                                                              : ST.
: STRI.
: STRING.
: STRING;
: STRING;
: STRING;
ier
                                                             port_clkena4
port clkena4
port clkena5
port extclk0
port extclk1
port extclk2
port extclk2
                                                                valid_lock_multiplier
                                                                                                                                                                                                                                                        : NATURAL
                                PORT (
                                                                                          inclk : IN STD LOGIC VECTOR (1 DOWNTO 0);
locked : OUT STD LOGIC;
clk : OUT STD_LOGIC_VECTOR (5 DOWNTO 0)
                                );
END COMPONENT;
 BEGIN
                             altpll_component : altpll

GENERIC MAP (
    clk0 divide by => 2,
    clk0 divide by => 5,
    clk0 multiply by => 1,
    clk0 phase shift => "0",
    compensate clock => "CLK0",
    gate lock signal => "NO",
    inclk0 input frequency => 20000,
    intended device family => "Cyclone II",
    invalid lock multiplier => 5,
    lpm hint => "CEX_MODULE_PREFIX=pll_vhd",
    lpm type => "altpll",
    operation mode => "NORMAL",
    port activeclock => "PORT_UNUSED",
```

```
port clkbadd => "PORT UNUSED",
port clkbadd => "PORT UNUSED",
port clkbadd => "PORT UNUSED",
port clkioss => "PORT UNUSED",
port clkioss => "PORT UNUSED",
port configupdate => "PORT UNUSED",
port fine => "PORT UNUSED",
port inclkd => "PORT UNUSED",
port inclkd => "PORT UNUSED",
port inclkd => "PORT UNUSED",
port locked => "PORT UNUSED",
port plasecon => "PORT UNUSED",
port phasecon => "PORT UNUSED",
port phasedon => "PORT UNUSED",
port scancix => "PORT UNUSED",
port clkd => "PORT UNUSED",
port clkend => "PORT UNUSED",
port extclkd => "PORT UN
                                                                                                    port MAP (
  inclk => sub wire4,
  clk => sub wire0,
  locked => sub_wire2
END SYN:
```

Gambar 6-8 Kode VHDL pll.vhd