Combinational Logic (II)

Jia Chen jiac@ucr.edu

Outline

- Let's start designing the first circuit
- Designing circuit with HDL

Let's design a circuit!

The sum-of-product form of the full adder

 How many of the following minterms are part of the sum-of-product form of the full adder in generating the output bit?



	10		. ,
(7)	ľΒ	(]	ın
	· L		

A.C

B. 1

C. 2

D. 3


E. 4

Input			Output		
A	В	Cin	Out	Cout	
0	0	0	0	0	
0	1	0	1	0	
1	0	0	1	0	
1	1	0	0	1	
0	0	1	1	0	
0	1	1	0	1	
1	0	1	0	1	
1	1	1	1	1	

Out = A'BCin' + AB'Cin' + A'B'Cin + ABCin
The same
Cout = ABCin' + A'BCin + AB'Cin + ABCin

The full adder

Input			Output		
A	В	Cin	Out	Cout	
0	0	0	0	0	
0	1	0	1	0	
1	0	0	1	0	
1	1	0	0	1	
0	0	1	1	0	
0	1	1	0	1	
1	0	1	0	1	
1	1	1	1	1	



Do we need to perform hardware design in gate-level?

— Not when you can use an HDL!

Turn a design into Verilog

Verilog

- Verilog is a Hardware Description Language (HDL)
 - Used to describe & model the operation of digital circuits.
 - Specify simulation procedure for the circuit and check its response
 - simulation requires a logic simulator.
 - Synthesis: transformation of the HDL description into a physical implementation (transistors, gates)
 - When a human does this, it is called logic design.
 - When a machine does this, it is called synthesis.
- In this class, we use Verilog to implement and verify your processor.
- C/Java like syntax

Data types in Verilog

- Bit vector is the only data type in Verilog
- A bit can be one of the following
 - 0: logic zero
 - 1: logic one
 - X: unknown logic value, don't care
 - Z: high impedance, floating
- Bit vectors expressed in multiple ways
 - 4-bit binary: 4'b11_10 (_ is just for readability)
 - 16-bit hex: 16'h034f
 - 32-bit decimal: 32'd270


Operators

Arithmetic		Logical		Bitwise		Relational	
+	addition	ļ.	not	~	not	>	greater than
-	substraction	&&	and	&	and	<	less than
*	multiplication	II	or	I	or	>=	greater or equal
/	division			۸	xor	<=	less or equal
%	Don'truse			~^	xnor	==	equal (doesn't work if there is x, z)
**	power			<<	shift left	!=	not equal
				>>	shift right	===	really equal
Concatenation {} (e.g., {1b'1,1b'0} is 2b'10)		Replication {{\}} (e.g., {4{1b'0}}) is 4b'0)		4{1b'0}} is 4b'0)			
	Conditional	condition ? value_if_true : value_if_false					


Wire and Reg

- wire is used to denote a hardware net "continuously assigned" values and do not store
 - single wire wire;
 - array of wires wire[7:0] my_wire;
- reg is used for procedural assignments values that store information until the next value assignment is made.
 - again, can either have a single reg or an array reg[7:0] result; // 8-bit reg
 - reg is not necessarily a hardware register
 - you may consider it as a variable in C

Revisit the 4-bit adder



Revisit the 4-bit adder



Half adder

Input		Output	
A	В	Out	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

```
Out = A'B + AB'
Cout = AB
```

```
module HA( input a, input b, ports

output cout, output out );


assign out = (~a & b)I(a & ~b);

assign cout = a&b;
endmodule
```

assign is used for **driving** wire/net type declarations. Since wires change values according to the value driving them, whenever the operands on the **RHS** changes, the value is **evaluated** and assigned to LHS(thereby simulating a wire).

Modules

- A Verilog module has a name and a port list
 - ports: must have a direction (input, output, inout) and a bitwidth
- Think about an 1-bit adder
 - input: 1-bit * 3
 - output 1-bit * 1 and 1-bit * 1



Identifier and keyword

An *identifier* is a designer-defined name used for items such as modules, inputs, and outputs. An identifier must start with a letter (A-Z, a-z) or underscore (_), followed by any number of letters (A-Z, a-z), digits (0-9), underscores (_), or dollar signs (\$). Identifiers are case sensitive, meaning upper and lower case letters differ. So testEn and testEN are different.

A **keyword** is a word that is part of the language, like the words module and input. A designer cannot use a keyword as an identifier.

Full adder

Out = A'BCin' + AB'Cin' + A'B'Cin + ABCin Cout = ABCin' + A'BCin + AB'Cin + ABCin

	npu	t	Output		
A	В	Cin	Out	Cout	
0	0	0	0	0	
0	1	0	1	0	
1	0	0	1	0	
1	1	0	0	1	
0	0	1	1	0	
0	1	1	0	1	
1	0	1	0	1	
1	1	1	1	1	

The Adder

```
module FA( input a,
                 A_2B_2
                                                 A_0B_0
                                                                          input b,
 A_3B_3
                                 A_1B_1
                                                                          input cin,
                                                                           output cout,
                                                                           output out );
                                                                     assign out = (-a\&b\&-cin)I(a\&-b\&-cin)I(-a\&-b\&cin)I(a\&b\&cin);
                    Full
                                                   Half
    Full
                                    Full
                                                                     assign cout = (a\&b\&\sim cin)I(\sim a\&b\&cin)I(a\&\sim b\&cin)I(a\&b\&cin);
                           C_1
                                                                     endmodule
                  Adder
  Adder
           C_2
                                  Adder
                                                  Adder
                                                                     module HA( input a,
                                                                           input b,
                                                                          output cout,
                        O_2
                                        O<sub>1</sub>
       O<sub>3</sub>
                                                                           output out );
                                                                     assign out = (\sim a \& b)I(a \& \sim b);
                                                                     assign cout = a\&b;
                                                                     endmodule
module adder(input[3:0] A,
                                                                 Connecting ports by name
          input[3:0] B,
                                                               yields clearer and less buggy
          output[3:0] O,
          output cout);
                                                                                    code.
wire [2:0] carries;
HA hac(.a(A[0]) .b(3[0]), .out(D[0]), .cout carries[0]));
FA fa1(.a(A[1]), .b(B[1]), .cin(carries[0]), .out(O[1]), .cout(carries[1]));
FA fa2(.a(A[2]), .b(B[2]), .cin(carries[1]), .out(O[2]), .cout(carries[2]));
FA fa3(.a(A[3]), .b(B[3]), .cin(carries[2]), .out(O[3]), .cout(cout);
```

endmodule

The Adder

A verilog module can instantiate other moudles

Always block — combinational logic

Executes when the condition in the sensitivity list occurs

Always block — sequential logic

Executes when the condition in the sensitivity list occurs

```
always@(posedge clk) // the following block only triggered by a positive clock begin ... end
```

Blocking and non-blocking

- Inside an always block, = is a blocking assignment
 - assignment happens immediately and affect the subsequent statements in the always block
- <= is a non-blocking assignment</p>
 - All the assignments happens at the end of the block
- Assignment rules:
 - The left hand side, LHS, must be a reg.
 - The right hand side, RHS, may be a wire, a reg, a constant, or expressions with operators using one or more wires, regs, and constants.

Initially, a = 2, b = 3

```
reg a[3:0];
reg a[3:0];
                                                   reg b[3:0];
reg b[3:0];
                                                   reg c[3:0];
reg c[3:0];
                                                   always @(*)
always @(posedge clock)
                                                   begin
begin
                                                   a = b;
a \ll b;
                                                   c = a;
c \ll a;
                                                   end
end
                                                   Afterwards: a = 3 and c = 3
Afterwards: a = 3 and c = 2
```

"Always blocks" permit more advanced sequential idioms

```
module mux4(input a,b,c,d,
        input [1:0] sel,
        output out );
reg out;
always @( * )
begin
 if ( sel == 2'd0 )
  out = a;
 else if ( sel == 2'd1 )
  out = b
 else if ( sel == 2'd2 )
  out = c
 else if ( sel == 2'd3 )
  out = d
 else
  out = 1'bx;
 end
end
endmodule
```

```
module mux4(input a,b,c,d,
        input [1:0] sel,
        output out );
reg out;
always @( * )
 begin
  case (sel)
   2'd0 : out = a;
   2'd1 : out = b;
   2'd2 : out = c;
   2'd3 : out = d;
   default : out = 1'bx;
  endcase
 end
endmodule
```

Initial block

Executes only once in beginning of the code initial begin

. . .

. . .

end

Testing the adder!

```
`timescale 1ns/1ns // Add this to the top of your file to set time scale
module testbench();
reg [3:0] A, B;
reg C0;
wire [3:0] S;
wire C4;
adder uut (.B(B), .A(A), .sum(S), .cout(C4)); // instantiate adder
initial
begin
A = 4'd0; B = 4'd0; C0 = 1'b0;
#50 A = 4'd3; B = 4'd4; // #50 in front of the statement delays its execution by 50 time units
#50 A = 4'b0001; B = 4'b0010;
end
endmodule
```



How many will get "1"s

• For the following Verilog code snippet, how many of their "output" values will be 1 after the "always" block finishes execution?

```
reg a[3:0];
reg b[3:0];
reg output[3:0];

initial
begin
a = 4b'1000;
b = 4b'1001;
end

always @(posedge clock)
begin
a <= a^b;
output <= a;
end
```

```
reg a[1:0];
reg b[1:0];
reg output[3:0];

initial
begin
a = 2b'00;
b = 2b'10;
end

always @(posedge clock)
begin
b <= a;
output <= {a,~b};
end
```

```
reg a[3:0];
reg b[3:0];
reg output[3:0];

initial
begin
a = 4b'10x1;
b = 4b'1001;
end

always @(*)
begin
assign output = (a == b) ? 4b'0001: 4b'0000;
end
```

```
A. 0
```

B. 1

C. 2

D. 3

How many will get "1"s

• For the following Verilog code snippet, how many of their "output" values will be 1 after the "always" block finishes execution?

```
reg a[3:0];
reg b[3:0];
reg output[3:0];
initial
begin
a = 4b'1000;
b = 4b'1001;
end
always @(posedge clock)
begin
               // a=4b'0001
a \le a^b;
output <= a;
        // output=4b'1000
end
```

```
reg a[1:0];
reg b[1:0];
reg output[3:0];

initial
begin
a = 2b'00;
b = 2b'10;
end

always @(posedge clock)
begin
b <= a;  // b=2b'00
output <= {a,~b};
end  // output=4b'{00,01}
```

```
reg a[3:0];

reg b[3:0];

reg output[3:0];

initial

begin

a = 4b'10x1;

b = 4b'1001;

end

always @(*)

begin

a ==b \longrightarrow x

assign output = (a == b) ? 4b'0001: 4b'0000;

end

//output = 4b'0000
```

A. 0

B. 1

C. 2

D. 3

Parameterize your module

```
module adder #(parameter WIDTH=32)(
    input[WIDTH-1:0] A,
    input[WIDTH-1:0] B,
    output[WIDTH-1:0] O,
    output cout);
```

endmodule

Coding guides

- When modeling sequential logic, use nonblocking assignments.
- When modeling latches, use nonblocking assignments.
- When modeling combinational logic with an always block, use blocking assignments.
- When modeling both sequential and combinational logic within the same always block, use nonblocking assignments.
- · Do not mix blocking and nonblocking assignments in the same always block.
- Do not make assignments to the same variable from more than one always block.
- Use \$strobe to display values that have been assigned using nonblocking assignments.
- Do not make assignments using #0 delays.