Ivan Neto

SID: 862228249

EE120A Section 021

Lab 3 – Combinational Logic

Shreya Chitturi

Overview

Overview of what was done

- We implemented a BCD to 7 Segment LED display using common anodes. Common anodes are such that outputs are all connected to a power source. The change of an output from 1 to 0 causes the light to turn on, and thus an output = 0 means the light is on the 7 segment LED.

A brief summary of the results

 We implemented Behavioral Model to create this BCD to 7 Segment LED circuit. We also implemented a testbench to ensure that our behavioral model produced the correct outputs for the 7 segment LED display.

Conclusion from the results

- We found that all of the test cases were successful, and produced a waveform output of the simulation, which can be interpreted to find that all of the inputs produced the correct outputs.

New Concepts

- BCD to 7 Segment LED display

o Way to decode a binary signal to turn on a 7 Segment LED display in different patterns.

- Common Anode version

- Outputs are connected to constant power source
- \circ A current out of the output to ground turns the light on, thus output = 0 means the light is currently on in the segment.

- Common Cathode version

- Outputs are connected to ground.
- A current through the output turns the light on, thus output = 1 means the light is currently on in the segment.

Analysis

Procedure

- 1. Implement the behavioral model for the BCD to 7 Segment LED display.
- 2. Create a testbench.
- 3. Run the testbench simulation.
- 4. Analyze the output and determine whether the model works correctly.

Figures

All test cases




Figure 1: The waveform output of all of the testcases being run. The test cases were implemented separately from the design, and the correct outputs are produced.

All test cases, terminal output

This is a Full version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
TC00

Test successful TC01

Test successful TC02

Test successful TC03

Test successful

TC04

Test successful TC05

Test successful TC06

Test successful TC07


Test successful TC08 Test successful TC09

Test successful

Here you can see all of the test case outputs in the terminal. Observe that all test cases pass the testbench successfully, which implies that our design is correctly implemented.

Records

Simulation



This is a Full version of ISim.

Time resolution is 1 ps

Simulator is doing circuit initialization process.

Finished circuit initialization process.

TC00

Test successful

TC01

Test successful

TC02

Test successful

TC03

Test successful

TC04

Test successful

TC05

Test successful

TC06

Test successful

TC07

Test successful

TC08

Test successful

TC09

Test successful

ISim>

Code

Behavioral Model

```
1 module anode_71ed (
 2
3
4
5
6
7
8
9
                    // Select lines input wire sw0, input wire sw1, input wire sw2, input wire sw3,
                     // Segment outputs
                  // Segment out
output reg a,
output reg b,
output reg d,
output reg d,
output reg e,
output reg f,
output reg g
  11
12
  13
14
 15
16
17 );
  18
19 // Internal wire
 20 wire [3:0] bundle;
21 assign bundle = {sw3, sw2, sw1, sw0};
22
23
24
                    always @(*) begin
                            // Setting the segment signals to OFF = 1
 25
26
27
28
29
30
31
32
33
34
35
                           // Settin

a = 1'b1;

b = 1'b1;

c = 1'b1;

d = 1'b1;

e = 1'b1;

f = 1'b1;

g = 1'b1;
                            case ( bundle )
                            4'b0000 : begin // Number 0
 36
37
                            4'b0000 : bec

a = 1'b0;

b = 1'b0;

c = 1'b0;

d = 1'b0;

e = 1'b0;

f = 1'b0;

g = 1'b1;

end
37
38
39
40
41
42
43
44
                           4'b0001 : begin // Number 1

a = 1'b1;

b = 1'b0;

c = 1'b0;

d = 1'b1;

e = 1'b1;

f = 1'b1;

g = 1'b1;

end
46
47
48
 49
51
52
53
54
55
56
57
58
                           4'b0010 : begin // Number 2
a = 1'b0;
b = 1'b0;
c = 1'b1;
d = 1'b0;
e = 1'b0;
f = 1'b1;
g = 1'b0;
end
59
60
61
62
 63
64
 65
                           4'b0011 : begin // Number 3
a = 1'b0;
b = 1'b0;
c = 1'b0;
d = 1'b0;
e = 1'b1;
f = 1'b1;
g = 1'b0;
end
66
67
68
69
70
71
72
73
74
75
76
77
78
79
                           4'b0100 : begin // Number 4

a = 1'b1;

b = 1'b0;

c = 1'b0;

d = 1'b1;

e = 1'b1;

f = 1'b0;

g = 1'b0;
 81
82
 83
84
 85
```

```
4'b0101 : begin // Number 5
a = 1'b0;
b = 1'b1;
c = 1'b0;
d = 1'b0;
e = 1'b1;
f = 1'b0;
g = 1'b0;
end
    86
87
88
89
90
91
92
93
94
95
96
97
                                   4'b0110 : begin // Number 6
a = 1'b0;
b = 1'b1;
c = 1'b0;
d = 1'b0;
e = 1'b0;
f = 1'b0;
g = 1'b0;
end
    100
101
102
   103
104
105
                                   4'b0111: begin // Number 7
a = 1'b0;
b = 1'b0;
c = 1'b0;
d = 1'b1;
e = 1'b1;
f = 1'b1;
g = 1'b1;
end
   106
   107
108
109
110
   111
112
113
114
   115
116
117
118
                                   4'b1000 : begin // Number 8
a = 1'b0;
b = 1'b0;
c = 1'b0;
d = 1'b0;
e = 1'b0;
f = 1'b0;
g = 1'b0;
end
    119
120
    121
122
  123
124
                                   4'b1001 : begin // Number 9
a = 1'b0;
b = 1'b0;
c = 1'b0;
d = 1'b1;
e = 1'b1;
f = 1'b0;
g = 1'b0;
  126
127
128
129
    130
131
132
133
    134
135
136
137
endcase
137 end
138 endmodule
139
```

Testbench

```
160 // Instantiate the UUT
161
162
          anode_7led UUT (
.sw3(A),
163
164
               .sw2(B),
               .sw1(C),
165
               .sw0(D),
               .b(b),
167
              .c(_c),
169
170
171
              .e(_e),
172
173
               .g(_g)
174
175
          initial begin
176
177
              // Number 0 
A = 0; B = 0; C = 0; D = 0;
178
179
              #100;
$display("TC00");
180
              if ( {_a, _b, _c, _d, _e, _f, _g} == 7'b0000001 )
    $display(" Test successful");
182
183
                  $display(" Result is wrong");
184
              // Number 1 A = 0; B = 0; C = 0; D = 1; #100;
186
187
188
189
               $display("TC01");
              190
191
192
193
                  $display(" Result is wrong");
194
195
              // Number 2 
A = 0; B = 0; C = 1; D = 0;
196
197
              #100;
              #100:
$display("TC02");
if ( {_a, _b, _c, _d, _e, _f, _g} == 7'b0010010 )
$display(" Test successful");
198
199
200
              else

$display(" Result is wrong");
202
203
              // Number 3
A = 0; B = 0; C = 1; D = 1;
#100;
204
205
206
               $display("TC03");
              if ( {_a, _b, _c, _d, _e, _f, _g} == 7'b0000110 )
    $\display(\text{" Test successful"});
208
209
              else

$display(" Result is wrong");
210
211
213
              // Number 4 A = 0; B = 1; C = 0; D = 0;
214
              #100;
215
               $display("TC04");
216
              if ({_a, _b, _c, _d, _e, _f, _g} == 7'b1001100)
$display(" Test successful");
217
219
220
              else
                  $display(" Result is wrong");
221
222
              A = 0; B = 1; C = 0; D = 1;
223
224
              #100;
$display("TC05");
if ( {_a, _b, _c, _d, _e, _f, _g} == 7'b0100100 )
    $display(" Test successful");
225
226
227
228
              else

$display(" Result is wrong");
229
230
              // Number 6
A = 0; B = 1; C = 1; D = 0;
#100;
231
232
233
               $display("TC06");
              if ( {_a, _b, _c, _d, _e, _f, _g} == 7'b0100000 )
   $display(" Test successful");
235
236
              else

$display(" Result is wrong");
237
```

UCF

- We did not use UCF in this lab and thus we do not include that.

Discussion

Does the system work according to provided specifications?

- The system works according to provided specifications. We did not use a different behavioral model as the one provided.
- We implemented the provided behavioral model and created the rest of the test cases, from numbers 1 to 9. The correct outputs were produced and the testbench passed all test cases.

Problems and technical issues encountered

- A few syntactical issues were encountered, but by debugging the code we resolved all of the issues and were able to run the simulation successfully.

Ways to improve the system

- I would improve the system by removing the an0, an1, an2, and an3 outputs from the behavioral model, since those are not needed for a single common anode display. Since we were only working with one display, none of those inputs were needed and were discarded while writing the behavioral model code in Verilog.

Conclusion

- The purpose of this lab was to learn how to write Verilog code to create a model for BCD to 7 Segment LED display. In this case, we implemented a common anode version of the display.
- We created a behavioral model for our design. We further implemented a testbench and were able to pass all of the test cases, which implies that our design is correctly implemented. The waveform output demonstrates that each configuration of the select lines produces the desired outputs for each of the 7 segments.