



GPU Kernel Compilation in Polygeist/MLIR: Representing GPU Computation

Ivan R. Ivanov^{1,2}

Alex Zinenko³, Jens Domke², Endo Toshio¹, Johannes Doerfert⁴, William S. Moses⁵

- 1. Tokyo Institute Of Technology
- 2. RIKEN R-CCS
- 3. Google
- 4. Lawrence Livermore National Laboratory
- 5. UIU0

Problem Aim and Contributions





Writing high performance portable CUDA code is difficult

Write simple CUDA code once - let the compiler optimize and tune it for the target architecture (even AMD GPUs!)

How?


- Represent parallel GPU computation in MLIR (Extend Polygeist)
- Optimizations for maximizing target hardware utilization
- CUDA to AMDGPU translation

Traditional compilers





Device and Host side code split at the start of the pipeline (Example: clang)



The information about the parallelism is hidden behind a library call

```
; Host side
declare @foo
define void @main() {
    ...
    call @cudaLaunchKernel(..., @foo)
}

; Device side
define void @foo(%a, %b, %c, %d, %i) {
    %s = call @sqrt(%d) ; Executed N times
    c[%i] = a[%i] + b[%i] + %s
}
```

The single thread work, where is the parallelism?

Optimization Friendly Parallel Representation in MLIR

Johannes Doerfert, and Oleksandr Zinenko. (PPoPP '23).



func @launch(%h_out : memref<?xf32>, %h_in : memref<?xf32>, %n : i64) { GPU computation with // Host code %d_out = gpu.alloc ... %d_in = gpu.alloc ... parallel semantics gpu.memcpy %d_in %h_in device region polygeist.gpu_region { and context // Device code parallel.for ($\frac{1}{2}$ bx, $\frac{1}{2}$ by, $\frac{1}{2}$ bz) = (0, 0, 0) grid to (grid.x, grid.y, grid.z) { %shared val = memref.alloca : memref<f32> shared memory block parallel.for (%tx, %ty, %tz) = (0, 0, 0) to (blk.x, blk.y, blk.z) { if %tx == 0 { %sum = func.call @sum(%d_in, %n) memref.store %sum, %shared_val[] : memref<f32> synchronisation polygeist.barrier(%tx, %ty, %tz) %tid = %bx + blk.x * %tx if %tid < %n { %res = ... memref.store %res, %d_out[%tid] : memref<?xf32> 24 25 gpu.memcpy %h_out %d_out [1] High-Performance GPU-to-CPU Transpilation and Optimization via High-Level Parallel Constructs. William S. Moses, Ivan R. Ivanov, Jens Domke, Toshio Endo, 28

4

Support for GPU Compilation in Polygeist: The pipeline






Added

Parallel -> Generic GPU

Adapted from upstream MLIR

- Generic GPU -> CUDA
- Generic GPU -> AMDGPU



Recursive Unroll and Interleave





A generic version of thread coarsening

```
parallel %i = from 0 to 16 {
    A(%i)
    B(%i)
    C(%i)
}
```



```
parallel %i = from 0 to 8 {
    %i_0 = %i * 2
    %i_1 = %i * 2 + 1
    A(%i_0)
    A(%i_1)
    B(%i_0)
    B(%i_1)
    C(%i_0)
    C(%i_1)
}
```

Recursive Unroll Interleave and Jam





A generic version of thread coarsening We can apply it to blocks!

```
parallel %block = 0 to %n {
    %shmem = alloca()
    parallel %thread = 0 to 1024 {
        A(%block, %thread)
        B(%block, %thread)
    }
}
```



```
parallel %block = 0 to (%n / 2) {
    %block_0 = %block * 2
    %block_1 = %block * 2 + 1
    %shmem_0 = alloca()
    %shmem_1 = alloca()
    parallel %thread = 0 to 1024 {
        A(%block_0, %thread)
        A(%block_1, %thread)
        B(%block_0, %thread)
        B(%block_1, %thread)
        B(%block_1, %thread)
        B(%block_1, %thread)
        B(%block_1, %thread)
    }
}
```


We can even combine the two

Evaluation





On the supported HeCBench and Rodinia CUDA kernels




(only the ones with speedup > 1%)

Some interesting results...





Finer granularity of block coarsening needed to maximise performance



Unroll Factor of 5? 3?

Conclusion





Nice representation of the computation



Better (and easier) parallel optimizations