Intern Project Report 未來之星實習計畫專題成果報告 FPGA to perform BIOS seamless update (as a SPI Master)

Presenter's Name 胡劭 **Shaw Hu** Presenter's Dept. **ED3500** 2024/08/27




Outline

Outline

- Background
 - Coyote BIOS Seamless Update Topology
- Target
 - Project Target
 - Schedule
- System architecture
- Verification
 - Simulation
 - Board level
- Conclusion
 - Future work
 - Conculusion

Background

Coyote BIOS Seamless Update Topology




Target

Project Target(1/3)


- First stage
 - -FPGA read data from Flash ROM A

- Second stage
 - -FPGA read data from Flash ROM A
 - -FPGA write data to Flash ROM B

Project Target(2/3)




Project Target(3/3)



Schedule


Figure 80. Sector Erase (SE) Sequence (SPI Mode)



address cycles will be increased.

13

Figure 81. Sector Erase (SE) Sequence (QPI Mode)




Note: Please note the address cycles above are based on 3-byte address cycles will be increased

```
D-4 /top_read_vlg_tst/tut/s1/qspi_ctrl4read/byte_cnt 9
(Sector earse, Standard, Qua
  Earse & Page cmd coding 125
  Final Verification & Debug 127
   Presentation Final stage
```

```
`define TSE
                      //sector erase cycle time (60ns)
module spi_flash_write(
    input wire
                   system_clk,
    input wire
                   system reset n,
    input wire
                   pi_flag,
    input wire
                   [31:0] write start addr.
                   [7:0] write data,
    input wire
    input wire
                   [15:0] write num,
    output wire
                    se done.
    output wire
                    pp done,
    output reg
                   cs_n,
                   spi_clk,
    output reg
    inout wire
                   io0,
    inout wire
                   io1,
    inout wire
                   io2.
    inout wire
                   io3.
                   mode.
    input wire
    output req
                   write finish
       [31:0] se addr;
reg
       [31:0] pp addr;
reg
       [8:0] pp_num;
reg
       [15:0] pp_num_reg;
reg
           [3:0] se_count;
reg
       [3:0] pp_count;
       se_key, pp_key;
reg
       [5:0] tse count;
reg
       [2:0] state, next state;
reg
```

```
50 51 52 53 54 55
ed on 3-byte address mode. For 4-byte address mode, the
```




ed on 3-byte address mode. For 4-byte address mode, the




System architecture


System Architecture



System Architecture




System Architecture




Verification


Simulation(1/4)-Standard read(13h)



Simulation(2/4)-Dual (3Ch)& Quad(6Ch) mode





Simulation(3/4)-Standard write



Simulation(4/4) – Quad write







Conclusion

Future work

Parallel Read and Write operations.

CRC Verification

Conclusion

 Learned about SPI protocol and how to implement read and write control.

• Completed the entire process from reading the datasheet to design, simulation, board verification and testing.

Thank You!