

Intern Project Report

未來之星實習計畫專題成果報告

FPGA to perform BIOS seamless update (as a SPI Master)

Presenter's Name 胡劭 Shaw Hu

Presenter's Dept. ED3500

2024/08/27


Outline

Outline

- Background
 - Coyote BIOS Seamless Update Topology
- Target
 - Project Target
 - Schedule
- System architecture
- Verification
 - Simulation
 - Board level
- Conclusion
 - Future work
 - Conclusion

Background

Coyote BIOS Seamless Update Topology




Target


Project Target(1/3)

- First stage
 - FPGA read data from Flash ROM A
- Second stage
 - FPGA read data from Flash ROM A
 - FPGA write data to Flash ROM B

Project Target(2/3)




Project Target(3/3)




Schedule

Figure 80. Sector Erase (SE) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 81. Sector Erase (SE) Sequence (QPI Mode)




Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

/top_read_vlg_tst/ut/s1/qspi_ctrl/read_byte_cnt
Erase cmd & Page Program
(Sector Erase, Standard, Quad)
Erase & Page cmd coding
Final Verification & Debug
Presentation Final stage


```

1  `define TSE 60 //sector erase cycle time (60ns)
2  module spi_flash_write(
3      input wire system_clk,
4      input wire system_reset_n,
5      input wire pi_flag,
6      input wire [31:0] write_start_addr,
7      input wire [7:0] write_data,
8      input wire [15:0] write_num,
9      output wire se_done,
10     output wire pp_done,
11     output reg cs_n,
12     output reg spi_clk,
13     inout wire io0,
14     inout wire io1,
15     inout wire io2,
16     inout wire io3,
17     input wire mode,
18     output reg write_finish
19 );
20
21 reg [31:0] se_addr;
22 reg [31:0] pp_addr;
23 reg [8:0] pp_num;
24 reg [15:0] pp_num_reg;
25 // reg [3:0] se_count;
26 reg [3:0] pp_count;
27 reg se_key, pp_key;
28 reg [5:0] tse_count;
29
30 reg [2:0] state, next_state;
31
32 wire se_cs_n, pp_cs_n, se_spi_clk, pp_spi_clk;

```




ed on 3-byte address mode. For 4-byte address mode, the




ed on 3-byte address mode. For 4-byte address mode, the

System architecture


System Architecture



System Architecture





System Architecture




Verification



Simulation(1/4)-Standard read(13h)



Simulation(2/4)-Dual (3Ch)& Quad(6Ch) mode




Simulation(3/4)-Standard write




265-10=255byte
1 page = 256byte

Simulation(4/4) – Quad write






70-7=63byte
1 page
= 256byte
256/4
= 64 byte




Board Level(1/2)-read

Addr.=00000000



Board Level(2/2)-write



Conclusion

Future work

- Parallel Read and Write operations.
- CRC Verification

Conclusion

- Learned about SPI protocol and how to implement read and write control.
- Completed the entire process from reading the datasheet to design, simulation, board verification and testing.

Thank You!