Intern Project Report
未來之星實習計畫專題成果報告
FPGA to perform BIOS seamless update (as a SPI Master)

Presenter's Name 胡劭 **Shaw Hu**
Presenter's Dept. **ED3500**
2024/08/27

wistron

Outline

Outline

- Background
  - Coyote BIOS Seamless Update Topology
- Target
  - Project Target
  - Schedule
- System architecture
- Verification
  - Simulation
  - Board level
- Conclusion
  - Future work
  - Conculusion

Background

Coyote BIOS Seamless Update Topology



Target

Project Target(1/3)

- First stage
  - –FPGA read data from Flash ROM A
- Second stage
  - –FPGA read data from Flash ROM A
  - –FPGA write data to Flash ROM B

Project Target(2/3)



Project Target(3/3)



Schedule

Figure 80. Sector Erase (SE) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address cycles will be increased.

Figure 81. Sector Erase (SE) Sequence (QPI Mode)



Note: Please note the address cycles above are based on 3-byte address cycles will be increased.

(Sector earse,Standard,Qua

Earse & Page cmd coding

Final Verification & Debug

Presentation Final stage

```
`define TSE    60    //sector erase cycle time (60ns)
module spi_flash_write(
    input wire    system_clk,
    input wire    system_reset_n,
    input wire    pi_flag,
    input wire    [31:0] write_start_addr,
    input wire    [7:0] write_data,
    input wire    [15:0] write_num,
    output wire    se_done,
    output wire    pp_done,
    output reg    cs_n,
    output reg    spi_clk,
    inout wire    io0,
    inout wire    io1,
    inout wire    io2,
    inout wire    io3,
    input wire    mode,
    output reg    write_finish
);

reg    [31:0] se_addr;
reg    [31:0] pp_addr;
reg    [8:0] pp_num;
reg    [15:0] pp_num_reg;
// reg    [3:0] se_count;
reg    [3:0] pp_count;
reg    se_key, pp_key;
reg    [5:0] tse_count;

reg    [2:0] state, next_state;

wire    se_cs_n, pp_cs_n, se_spi_clk, pp_spi_clk;
```



ed on 3-byte address mode. For 4-byte address mode, the



ed on 3-byte address mode. For 4-byte address mode, the

System architecture

wistron

System Architecture



System Architecture



System Architecture



Verification

wistron

Simulation(1/4)-Standard read(13h)





Simulation(2/4)-Dual (3Ch)& Quad(6Ch) mode



Simulation(3/4)-Standard write





265-10=255byte
1 page = 256byte

Simulation(4/4) – Quad write



70-7=63byte
1 page
= 256byte
256/4
= 64 byte

Board Level(1/2)-read



Board Level(2/2)-write



Conclusion

Future work

- Parallel Read and Write operations.

- CRC Verification

Conclusion

- Learned about SPI protocol and how to implement read and write control.

- Completed the entire process from reading the datasheet to design, simulation, board verification and testing.

Thank You!