## M11215075 資工碩二 胡劭

- 1. Consider the switching function of XOR gate:  $f(x,y) = \bar{x}y + x\bar{y}$ .
  - (a) Prove that  $f(x,y) = \overline{x+y} + xy$ .


Ans:


$$f(x, y) = \overline{x+y} + xy = \overline{x} \cdot \overline{y} + xy = \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot y = (x+y)(\overline{x} + \overline{y}) = x\overline{x} + x\overline{y} + \overline{x}y + y\overline{y}$$

$$= 0 + x\overline{y} + \overline{x}y + 0 = x\overline{y} + \overline{x}y$$


x	1 8	<del>_</del> K	<u>प</u>	x+4	xy	x+4+xy	x+4+xy	x4+x4 = x + β	
0	0	ı	I	1	0	l	0	0	_
0	1	1	0	0	0	0	l	1	
1	0	0	١	0	0	0	ı	ſ	_
1	١	0	0	0	1	1	0	0	#

(b) Realize it using a CMOS logic circuit. Your design must be limited to use 10 transistors at most.





(c) Use HSPICE to verify the functionality of the resulting circuit. What is the maximum propagation delay of the resulting circuit?




\$DATA1 SOURCE=	PrimeSim HSPICE'	VERSION='S-2021.09	' PARAM COUNT=0
.TITLE '******	******	*************	******
tplh_x	tphl_x	tplh_y	tphl_y
tpd_x	tpd_y	temper	alter#
8.3605e-12	4.5429e-10	8.3605e-12	4.5429e-10
2.3133e-10	2.3133e-10	25.00000	1


(d) Draw the pMOS and nMOS logic graphs and find the Euler paths.


Ans:

pMOS




(e) Design and carry out a physical layout.





(f) Use HSPICE to verify the functionality and estimate the maximum propagation delay of the resulting physical layout.

#### Ans:



tpd x tpd y 1.6990e-09 2.5014e-09 2.1002e-09 2.1002e-09 tplh y temper 1.6990e-09 25.00000

tphl y alter# 2.5014e-09


- 2. Consider the switching function of the XNOR gate:  $f(x,y) = xy + \bar{x}\bar{y}$ .
  - (a) Prove that  $f(x,y) = \overline{xy} \cdot (x+y)$ .


$$f(x,y) = \overline{xy}(x+y) = (\overline{x}+\overline{y})(x+y) = (\overline{x}+\overline{y}) + \overline{xy} = (xy) + \overline{xy}$$

K	18	<del> </del>	<u>प्र</u>	12+4	<del>x</del> y	(x + y). xy	$(x + \lambda) \cdot \overline{x\lambda}$	XX + <del>X</del> \overline{X} = \overline{X} \overline{\pi}
0	0	ı	l	0	1	0		1
0	1	ı	0	١	1	1	0	0
ī	0	0	١	1	1	l	0	0
1	ı	0	0	1	0	0		1




(b) Realize it using a CMOS logic circuit. Your design must be limited to use 10 transistors at most.





(c) Use HSPICE to verify the functionality of the resulting circuit. What is the maximum propagation delay of the resulting circuit?

#### Ans:




\$DATA1 SOURCE='PrimeSim HSPICE' VERSION='S-2021.09' PARAM COUNT=0 tplh x tplh y tphl y tphl x alter# tpd x tpd y temper 2.7080e-11 4.0179e-10 2.7080e-11 4.0179e-10 2.1443e-10 2.1443e-10 25.00000 1


(d) Draw the pMOS and nMOS logic graphs and find the Euler paths.

Ans:


pMOS




nMOS




# (e) Design and construct a physical layout.





(f) Use HSPICE to verify the functionality and estimate the maximum propagation delay of the resulting physical layout.

### Ans:



\$DATA1 SOURCE='PrimeSim HSPICE' VERSION='S-2021.09' PARAM COUNT=0 .TITLE '\* File: xnor.pex.sp' tplh\_y tplh x tphl x tphl\_y tpd x temper alter# tpd y 5.1570e-11 4.2272e-10 5.1570e-11 4.2272e-10 2.3714e-10 2.3714e-10 25.00000 1