M11215075 資工碩二 胡劭

1. Consider the following switching function:

$$f(x,y,z) = \bar{x}\bar{y} + \bar{x}\bar{z} + \bar{y}\bar{z}$$

(a) Realize the above switching function using a $0/1-x/\bar{x}$ -tree network with nMOS switches, assuming that the output voltage need not be full-ranged.

$$f(x,y,\bar{z}) = \bar{\chi}\bar{y} + \bar{\chi}\bar{z} + \bar{y}\bar{z}$$


$$= \bar{y}(\bar{\chi} + \bar{\chi}\bar{z} + \bar{z}) + y(\bar{\chi}\bar{z})$$

$$= \bar{y}(\bar{\chi} + \bar{z}) + y(\bar{\chi}\bar{z})$$

$$= \bar{y}(\bar{\chi} + \bar{\chi}\bar{z}) + \bar{\chi}\bar{z} + y(\bar{z})$$

$$= \bar{y}(\bar{\chi} + \bar{\chi}\bar{z}) + \bar{\chi}\bar{z}$$


(b) Realize the above switching function with a 0/1-tree network in which f_Y^0 is implemented with nMOS switches and f_Y^1 is implemented with pMOS switches. Your answer must be derived by using Shannon's expansion theorem analytically.



2. (Physical layout of an Inverter)


(a) Draw the transistor-level (i.e., circuit) schematic of an inverter.


Ans.:



使用 Virtuoso Schematic 的 Circuit 跟 HSPICE(B)放在一起

(b) Use HSPICE to verify the functionality of the inverter. What is the maximum propagation delay?





```
***** Measured values for the netlist *******

tplh= 7.3563e-12 targ= 1.4574n trig= 1.4500n

tphl= 6.0684e-12 targ= 1.0561n trig= 1.0500n

tpd= 6.7123e-12 6.712e-12
```


```
Wall Time Statistics:
```

```
Transient Wall time = 0.0091
Transient Wall time per timestep = 5.9856e-05
Transient Wall time per timestep-node = 8.5508e-06
Total CPU time = 0.0100
Total CPU time per step = 6.5789e-05
```


(c) Plot a stick diagram of the inverter.

Ans.:


....: metal 1
....: poly1
....: P[†] diffusion
....: n[†] diffusion
....: Contact hole



另一種版本:




(d) Draw the physical layout of the inverter. Ans.:




另一種版本:






使用 Virtuoso Layouyt 的圖跟 HSPICE 以及 DRC LVS PEX 放在一起(e)

(e) Use HSPICE to verify the functionality of the resulting physical layout and estimate the maximum propagation delay. Compare the result with (b).





```
****** Measured values for the netlist ********

tplh= 2.5220e-11 targ= 1.4752n trig= 1.4500n

tphl= 1.8437e-11 targ= 1.0684n trig= 1.0500n |

tpd= 2.1828e-11 2.183e-11
```

Resource Usage for Transient Analysis CPU Time 0.04 sec Peak Memory 707.28 Mb

```
Wall Time Statistics:
```

```
Transient Wall time = 0.0300

Transient Wall time per timestep = 0.0002

Transient Wall time per timestep-node = 4.1372e-06

Total CPU time = 0.0400

Total CPU time per step = 0.0002
```

- 3. Considering a full adder, answer each of the following questions:
- (a) Derive the truth table of a full adder and find its minimal output expressions. Ans.:

1	18	Cin	5	Cout
0	0	0	0	0
0	0	П	1	0
0	Π	0	1	0
٥	١	1	Q	
1	0	0	1	0
ī	0	t	Q	
1	I	0	0	1
T	П		ı	

#2

$$S = \chi \overline{y} \overline{Cin} + \overline{\chi} \overline{y} \overline{Cin} + \chi \overline{y} \overline{Cin} + \chi \overline{y} \overline{Cin} + \chi \overline{y} Cin$$

$$= \overline{Cin} (\chi \overline{y} + \overline{\chi} \overline{y}) + Cin (\overline{\chi} \overline{y} + \chi \overline{y})$$


$$= \overline{Cin} (\chi \oplus \overline{y}) + Cin (\chi \oplus \overline{y})$$

$$= \overline{Cin} (\chi \oplus \overline{y})$$


Cout =
$$\overline{\chi}y$$
Cin + $\chi\overline{y}$ Cin


(b) Draw a transistor-level schematic of each minimal output expression. How many transistors are required in the schematic?

Ans.:



Total:Transistors 有 28 個 使用 Virtuoso Schematic 的 Circuit 跟 HSPICE(C)放在一起 (c) Use HSPICE to verify the functionality of the full adder. What is the maximum propagation delay?





```
***** Measured values for the netlist **********
tplh s cin= -1.9474e-09
                         targ= 2.5026n trig= 4.4500n
tplh s x= 1.0526e-09 targ= 2.5026n trig= 1.4500n
tplh s y= 5.2630e-11 targ= 2.5026n trig= 2.4500n
                          targ= 2.1167n trig= 4.4500n
tplh cout cin= -2.3333e-09
tplh cout x= 6.6675e-10
                          targ= 2.1167n trig= 1.4500n
tplh cout y= -3.3325e-10
                          targ= 2.1167n trig= 2.4500n
tphl s cin= -1.8931e-09
                          targ= 2.1569n trig= 4.0500n
tphl s x= 1.1069e-09
                       targ= 2.1569n trig= 1.0500n
tphl s y= 1.0691e-10
                       targ= 2.1569n trig= 2.0500n
tphl cout cin= -1.5808e-09 targ= 2.4692n trig= 4.0500n
tphl cout x= 1.4192e-09
                        targ= 2.4692n trig= 1.0500n
                         targ= 2.4692n trig= 2.0500n
tphl cout y= 4.1921e-10
tpd s cin= -1.9202e-09 -1.920e-09
tpd s x= 1.0798e-09
                       1.080e-09
tpd s y= 7.9771e-11 7.977e-11
tpd cout cin= -1.9570e-09 -1.957e-09
tpd_cout_x= 1.0430e-09 1.043e-09
tpd_cout_v= 4.2981e-11 4.298e-11
```

(d) Plot a stick diagram of the full adder. Ans.:


.... : metal 1

____ : poly1

--- : Pt diffusion


" : n + diffusion

■ : Contact hole




(e) Draw the physical layout of the full-adder.


Ans.:




使用 Virtuoso Layouyt 的圖跟 HSPICE 以及 DRC LVS PEX 放在一起(f)

(f) Use HSPICE to verify the functionality of the resulting physical layout and estimate the maximum propagation delay. Compare the result with (c).







```
***** Measured values for the netlist ************
tplh s cin= 2.1653e-09 targ= 6.6153n trig= 4.4500n
tplh s x= 5.1653e-09 targ= 6.6153n trig= 1.4500n
tplh_s_y= 4.1653e-09 targ= 6.6153n trig= 2.4500n
tplh cout cin= -2.2535e-09 targ= 2.1965n trig= 4.4500n
tplh cout x= 7.4648e-10 targ= 2.1965n trig= 1.4500n
tplh cout y= -2.5352e-10 targ= 2.1965n trig= 2.4500n
tphl s cin= 2.2712e-09 targ= 6.3212n trig= 4.0500n

        tphl_s_x=
        5.2712e-09
        targ=
        6.3212n trig=
        1.0500n

        tphl_s_y=
        4.2712e-09
        targ=
        6.3212n trig=
        2.0500n

tphl cout cin= -1.5389e-09 targ= 2.5111n trig= 4.0500n
tphl cout x= 1.4611e-09 targ= 2.5111n trig= 1.0500n
tphl_cout_y= 4.6114e-10 targ= 2.5111n trig= 2.0500n
tpd_s_cin= 2.2183e-09 2.218e-09
tpd_s_x= 5.2183e-09 5.218e-09
tpd_s_y= 4.2183e-09 4.218e-09
tpd cout cin= -1.8962e-09 -1.896e-09
tpd_cout_x= 1.1038e-09 1.104e-09
tpd cout y= 1.0381e-10
                              1.038e-10
```