

# FPGA 系統設計實務

# FPGA System Design

Mid-term Project

學號:M11215075

姓名:胡劭




# 1. Design:

我選擇的是 Single-cycle architecture，以下是我的設計圖，以及設計步驟

明:

圖 1:完整設計圖



流程:

1. 先從 FPGAHW(2K23f) 文件中的 Table 1 來定義 instruction set

以下是我定義的 instruction format:




圖 2:指令格式

2.基本元件與各指令的製作:用 FPGAHw(2K23f)文件中給的 component 直接

來做各個指令的串接:給的元件有 PC、Control signals generator、

Memory、ALU、Register File




圖 3:PC 與+1




圖 4:R-type




圖 5:Load




圖 6:Store




圖 7:LHI




圖 8:LLI

圖 9:Branch & Jump

Branch






圖 10:JAL(兩種)

JAL



JAL







圖 11:JR

JR



3.依序把各個元件組起來，以及增加信號控制以及 Mux 來做控制，順序為:


Store+Load 先合在一起->合成 R-type->合成 LLI 與 LHI->合成 Branch 與

Jump 與 JAL 與 JR 即完成。

其他模組設計圖與做法:

- A 16-Bit Eight-Register Register File

1. enabled-controlled 3-to-8 noninverting output decoder




作法:用 3 個信號線與 3 個 not gate 以及 8 顆 4and gate，其中用一

條線接到每一顆 and gate 作為 enable-controlled 作為輸出。


## 2. 8-to-1 multiplexer

作法:用兩顆 4 對 1 多工器再接上一個 2 對一多工器



## 3. 16-bit 8-to-1 multiplexer


作法:把 16 顆 8 對 1 多工器疊加裡用 bus 來整合輸入輸出線



## 4. a 16-bit D-flip-flop register with clock-enable

作法:把 16 顆 D-flip-flop 用 bus 串接輸入與輸出，以及同步  $clk$  與


$CE$  線來控制 clock-enable



## 5. register file

作法:把 3-to-8 與 8 顆 reg 做串接，八顆 reg 再分別跟兩個 8 對 1 多


工器做串接，再去串接其他信號線，來做出一個 RF



## ● A 16-Bit ALU


### 1. full adder

作法:用兩個 XOR gate 與兩個 and gate 與一個 or gate 來做



## 2. 16bit-adder


作法:把 16 顆 full adder 做疊加，用 bus 串聯輸入以及輸出



## 3. 16-bit 2's complement adder

作法:把 16bit-adder 的 cin 與輸入 B 與 16 個 XOR 做串接，這樣就可

以做出 2 補數加減法




## 4. ALU

作法:要做 flag，cout 就是 flag C，sum 的 MSB 為 flag N，

sum0~15bit 做 nand 為 flag Z，A 的 MSB 與 B 的 MSB 做 XNOR，


B 的 MSB 與 Sum 的 MSB 做 XOR，最後再與 cout 一起做 and 為

flag V




- A 256×16 Memory Module

作法:把內建的 32X8RAM，先並排成 32X16RAM，接著再把 3to8 decoder，與一顆 16 對 1 多工器與 8 顆 32X16RAM 連結而成




- PC Circuitry

作法:用 D-flip-flop 作為 counter，每個 D-flip-flop 要有 reset，把 16 顆疊加之後就可以做成 16bit 的 counter



- Instruction Decoder

作法:由 Main decoder 與 ALU decoder 一起組成



- Complete Controller


以下是控制信號表:

opcode	instr.	Funct.	RegDst	ALUSrc1	ALUSrc2	ResultSrc	MemWrite	RegWrite	Branch	ALUOp	WriteSrc	ImmSrc	Jump	JarSrc	Test
00000	ADD	00	0	0	0	0	0	1	0	0	0	0	0	0	0
00000	ADC	01	0	0	0	0	0	1	0	0	0	0	0	0	0
00000	SUB	10	0	0	0	0	0	1	0	1	0	0	0	0	0
00000	SBB	11	0	0	0	0	0	1	0	1	0	0	0	0	0
00001	LHI	xx	0	1	10	0	0	1	0	0	0	1	0	0	0
00010	LLI	xx	0	0	01	0	0	1	0	x	10	1	0	0	0
00011	LDR	xx	0	0	01	1	0	1	0	0	0	0	0	0	0
00101	STR	xx	1	0	01	0	1	0	0	0	0	0	0	0	0
00110	CMP	01	0	0	0	0	0	1	0	1	0	0	0	0	0
00111	ADDI	xx	0	0	01	0	0	1	0	0	0	0	0	0	0
01000	SUBI	xx	0	0	01	0	0	1	0	1	0	0	0	0	0
01011	MOV	xx	0	0	x	0	0	1	0	x	10	0	0	0	0
10000	JMP	xx	0	0	x	0	0	0	0	x	0	0	1	0	0
10001	JAL	xx	0	0	x	0	0	1	0	x	1	1	0	1	0
10010	JAL	xx	0	0	x	0	0	1	0	x	1	0	0	0	0
10011	JR	xx	0	0	x	0	0	0	0	x	0	0	0	1	0
11000	BCC	011	0	0	0	0	0	0	1	x	0	1	0	0	0
11000	BCS	010	0	0	0	0	0	0	1	x	0	1	0	0	0
11000	BNE	001	0	0	0	0	0	0	1	x	0	1	0	0	0
11000	BEQ	000	0	0	0	0	0	0	1	x	0	1	0	0	0
11001	B[AL]	110	0	0	0	0	0	0	1	x	0	1	0	0	0
11100	OutR	00	0	0	0	0	0	0	0	x	0	0	0	0	1
11100	HLT	01	0	0	0	0	0	0	0	x	0	0	0	0	1

## 2. Schematic Entry:

- A 16-Bit Eight-Register Register File

1. enabled-controlled 3-to-8 noninverting output decoder



### Testbench


```
1 // Verilog test fixture created from
2
3 `timescale 1ns / 1ps
4
5 module decoder_3t08_tb();
6
7 // Inputs:
8 reg A2;
9 reg A1;
10 reg A0;
11 reg Enable;
12
13 // Output
14 wire R0;
15 wire R1;
16 wire R2;
17 wire R3;
18 wire R4;
19 wire R5;
20 wire R6;
21 wire R7;
22
23 //temporary variable
24
25 reg [2:0] count = 3'd0;
26 // Instantiate the UUT
27 decoder_3t08 uut (
28     .A2(A2),
29     .A1(A1),
30     .A0(A0),
31     .Enable(Enable),
32     .R0(R0),
33     .R1(R1),
34     .R2(R2),
35     .R3(R3),
36     .R4(R4),
37     .R5(R5),
```

```


38     .R6(R6),
39     .R7(R7)
40 );
41 // Initialize Inputs
42
43
44 initial begin
45     A2 = 1'b0;
46     A1 = 1'b0;
47     A0 = 1'b0;
48     Enable = 1'b0;
49 // Wait 100 ns for global reset to finish
50
51     #100;
52
53     Enable = 1'b1;
54
55     #20;
56     for (count = 0; count < 8; count = count + 1'b1)
57     begin
58
59         {A0,A1,A2} = {A0,A1,A2} + 1'b1;
60
61
62         #20;
63     end
64
65     Enable = 1'b0;
66 end
67 endmodule
68

```

## Behavioral




## Post-Route






## 2. 8-to-1 multiplexer



Schematic



RTL


## Testbench

```


3  timescale 1ns / 1ps
4
5  module mux8to1_tb();
6
7  // Inputs
8  reg [7:0] A; //8 input signals
9  reg [2:0] S; //select signals
10
11 // Output
12 wire Y;
13
14 // Instantiate the UUT
15 mux8to1 UUT (
16     .Y(Y),
17     .A7(A[7]),
18     .A6(A[6]),
19     .A5(A[5]),
20     .A4(A[4]),
21     .A3(A[3]),
22     .A2(A[2]),
23     .A1(A[1]),
24     .A0(A[0]),
25     .S0(S[0]),
26     .S1(S[1]),
27     .S2(S[2])
28 );
29
29 // Initialize Inputs
30 initial begin
31     $dumpfile("mux8to1.vcd");
32     $dumpvars(0, mux8to1_tb);
33     //A[0] = 1'b0;
34     //A[1] = 1'b0;
35     //A[2] = 1'b0;
36     //A[3] = 1'b0;
37     //A[4] = 1'b0;
38     //A[5] = 1'b0;
39     //A[6] = 1'b0;
40     //A[7] = 1'b0;
41     A = 8'b00000000;
42     S[0] = 1'b0;
43     S[1] = 1'b0;
44     S[2] = 1'b0;
45
46     #500 $finish;
47 end
48 always #1 A[0]--A[0];
49 always #2 A[1]--A[1];
50 always #3 A[2]--A[2];
51 always #4 A[3]--A[3];
52 always #5 A[4]--A[4];
53 always #6 A[5]--A[5];
54 always #7 A[6]--A[6];
55 always #8 A[7]--A[7];
56 always #9 S[0]--S[0];
57 always #10 S[1]--S[1];
58
59 //always# (A[0] or A[1] or A[2] or A[3] or A[4] or A[5] or A[6] or A[7] or S[0] or S[1] or S[2])
60 always# (Y)
61 $monitor("At time = %t, Output = %d", $time, Y);
62 endmodule
63
35 //A[2] = 1'b0;
36 //A[3] = 1'b0;
37 //A[4] = 1'b0;
38 //A[5] = 1'b0;
39 //A[6] = 1'b0;
40 //A[7] = 1'b0;
41 A = 8'b00000000;
42 S[0] = 1'b0;
43 S[1] = 1'b0;
44 S[2] = 1'b0;
45
46 #500 $finish;
47 end
48 always #1 A[0]--A[0];
49 always #2 A[1]--A[1];
50 always #3 A[2]--A[2];
51 always #4 A[3]--A[3];
52 always #5 A[4]--A[4];
53 always #6 A[5]--A[5];
54 always #7 A[6]--A[6];
55 always #8 A[7]--A[7];
56 always #9 S[0]--S[0];
57 always #10 S[1]--S[1];
58 always #11 S[2]--S[2];
59 //always# (A[0] or A[1] or A[2] or A[3] or A[4] or A[5] or A[6] or A[7] or S[0] or S[1] or S[2])
60 always# (Y)
61 $monitor("At time = %t, Output = %d", $time, Y);
62 endmodule
63

```

Behavioral




Post-Route




3. 16-bit 8-to-1 multiplexer

Schematic



## RTL




## Testbench

```


3  `timescale 1ns / 1ps
4
5  module mux16bit8to1_tb();
6
7  // Inputs
8  reg [15:0] A7; //16 input signals
9  reg [15:0] A6;
10 reg [15:0] A5;
11 reg [15:0] A4;
12 reg [15:0] A3;
13 reg [15:0] A2;
14 reg [15:0] A1;
15 reg [15:0] A0;
16 reg [2:0] S; //select signals
17
18 // Output
19 wire [15:0] Y;
20
21 reg [2:0] count = 3'b0;
22 // Instantiate the UUT
23 mux16bit8to1 UUT (
24     .Y(Y),
25     .A7(A7),
26     .A6(A6),
27     .A5(A5),
28     .A4(A4),
29     .A3(A3),
30     .A2(A2),
31     .A1(A1),
32     .A0(A0),
33     .S0(S[0]),
34     .S1(S[1]),
35     .S2(S[2])
36 );
37 // Initialize Inputs
38 initial begin
39     S = 0;
40     A0 = 0;
41     A1 = 0;
42     A2 = 0;
43     A3 = 0;
44     A4 = 0;
45     A5 = 0;
46     A6 = 0;
47     A7 = 0;
48
49     #100;
50     S = 3'b0;
51     A0 = 16'h0000;
52     A1 = 16'h0001;
53     A2 = 16'h0010;
54     A3 = 16'h0011;
55     A4 = 16'h0100;
56     A5 = 16'h0101;
57     A6 = 16'h0110;
58     A7 = 16'h0111;
59
60     for (count = 0; count < 111; count = count + 1'b1) begin
61         S = count;
62
63         #20;
64         $display("S=%d", count);
65
66         count = count + 1'b1;
67     end
68
69 endmodule

```

Behavioral





Post-Route



#### 4. a 16-bit D-flip-flop register with clock-enable

##### Schematic




RTL

##### Testbench


```

1  module D_filp_flop_regwce_tb();
2
3      // Inputs
4
5      reg CE;
6      reg clk;
7      reg [15:0] sin;
8      // Output
9      wire [15:0] qout;
10
11     // Instantiate the UUT
12     D_filp_flop_regwce UUT (
13         .sin(sin),
14         .CE(CE),
15         .clk(clk),
16         .qout(qout)
17     );
18     // Initialize Inputs
19     initial begin
20         clk = 0;
21         forever #10 clk = ~clk;
22     end
23     initial begin
24         sin <= 16'h0000;
25         #100
26         sin <= 16'h0001;
27     end
28
29     9      reg CE;
30     10     reg clk;
31     11     reg [15:0] sin;
32     12     // Output
33     13     wire [15:0] qout;
34     14
35     15     // Instantiate the UUT
36     16     D_filp_flop_regwce UUT (
37     17         .sin(sin),
38     18         .CE(CE),
39     19         .clk(clk),
40     20         .qout(qout)
41     21     );
42     22     // Initialize Inputs
43     23     initial begin
44     24         clk = 0;
45     25         forever #10 clk = ~clk;
46     26     end
47     27     initial begin
48     28         sin <= 16'h0000;
49     29         #100
50     30         sin <= 16'h0001;
51     31     end
52     32     endmodule
53 
```

Behavioral




Post-Route




5. register file

Schematic



## RTL



## Testbench


```

1  `timescale 1ns / 1ps
2
3  module regfile_tb();
4
5  // Inputs
6
7  reg [15:0] WR_data;
8
9  reg [2:0] RA_addr;
10
11 reg [2:0] RB_addr;
12
13 reg [2:0] WR_addr;
14
15 reg WEn;
16
17 reg clk;
18
19 // Outputs
20
21 wire [15:0] RA_data;
22
23 wire [15:0] RB_data;
24
25 // Instantiate the Unit Under Test (UUT)
26
27 regfile uut (
28     .WR_data(WR_data),
29     .RA_addr(RA_addr),
30     .RB_addr(RB_addr),
31     .WR_addr(WR_addr),
32     .WEn(WEn),
33     .clk(clk),
34     .RA_data(RA_data),
35     .RB_data(RB_data)
36 );
37
38 initial begin
39     // Initialize Inputs
40
41     WR_data = 16'h0;
42     WR_addr = 3'h000;
43     RA_addr = 3'h000;
44     RB_addr = 3'h000;
45     WEn = 1'b0;
46     clk = 1'b0;
47     // Wait 100 ns for global reset to finish
48     #100;
49
50 // Add stimulus here
51
52 WEn = 1'b1;
53 #20;
54
55 WR_data = 16'habcd;
56 WR_addr = 3'h000;
57 #20;
58
59 WR_data = 16'h0123;
60 WR_addr = 3'h001;
61 #20;
62
63 RA_addr = 3'h000;
64 RB_addr = 3'h001;
65
66 end
67 always #10 clk = ~clk;
68
69 endmodule


```



## Behavioral




## Post-Route



## ● A 16-Bit ALU

### 1. full adder

## Schematic





fulladder

AB

cin

cout

s

fulladder


```

3 `timescale 1ns / 1ps
4
5 module fulladder_tb();
6
7 // Inputs
8 reg A;
9
10 reg B;
11
12 reg cin;
13
14 // Output
15 wire S;
16 wire cout;
17 //Temporary looping variable
18
19 reg [2:0] i = 3'd0;
20
21 // Instantiate the UUT
22 fulladder UUT (
23     .A(A),
24     .B(B),
25     .cin(cin),
26     .S(S),
27     .cout(cout)
28 );
29 // Initialize Inputs
30
31 initial begin
32     A = 1'b0;
33     B = 1'b0;
34     cin = 1'b0;
35
36     // Wait 100 ns for global reset to finish
37     #100;
38
39     // Add stimulus here
40
41     for ( i = 0; i < 8; i = i + 1'b1)begin
42         {A, B, cin} = {A, B, cin} + 1'b1;
43         #20;
44     end
45
46 end
47
48 endmodule

```


[illegible]

## Post-Route




## 2. 16bit-adder

### Schematic




### RTL




## Testbench

```
3 `timescale 1ns / 1ps
4
5 module fulladder16bit_tb();
6
7 // Inputs
8 reg [15:0] A;
9
10 reg [15:0] B;
11 reg cin;
12 // Output
13 wire [15:0] S;
14
15 wire cout;
16
17 // Bidirs
18
19 // Instantiate the UUT
20 fulladder16bit UUT (
21     .A(A),
22     .B(B),
23
24     .cin(cin),
25     .S(S),
26     .cout(cout)
27 );
28
29 // Initialize Inputs
30 initial begin
31     A = 16'b0;
32     B = 16'b0;
33     cin = 1'b0;
34     // Wait 100 ns for global reset to finish
35     #100;
36
37     // Add stimulus here
38
39     A = 16'b1011001100110011;
40     B = 16'b0100010001000100;
41     cin = 1'b0;
42     #20;
43     A = 16'd65535;
44     B = 16'd54613;
45     cin = 1'b1;
46     end
47 endmodule
```

## Behavioral





## Post-Route



### 3. 16-bit 2's complement adder

#### Schematic



RTL


#### Testbench

```


3  `timescale 1ns / 1ps
4
5  module twos_complementadder_tb();
6
7  // Inputs
8  reg [15:0] A;
9  reg [15:0] B;
10 reg cin;
11 reg M; // 0 for addition, 1 for subtraction
12
13 // Output
14 wire [15:0] S;
15 wire cout;
16
17 // Instantiate the UUT
18 twos_complementadder UUT (
19     .A(A),
20     .B(B),
21     .cin(cin),
22     .S(S),
23     .cout(cout),
24     .M(M)
25 );
26
27 // Initialize inputs
28 initial begin
29     A = 16'b0;
30     B = 16'b0;
31     cin = 1'b0;
32     M = 1'b0; // Start with addition mode
33
34     // Wait 100 ns for global reset to finish
35     #100;
36
37     // Test case 1: Addition (A + B)
38     A = 16'b0000000000000000;
39     B = 16'b0000000000000000;
40     cin = 1'b0;
41     M = 1'b0; // Addition mode
42     #20;
43
44     // Test case 2: Subtraction (A - B)
45     A = 16'b0000000000000000;
46     B = 16'b0000000000000000;
47     cin = 1'b0;
48     M = 1'b1; // Subtraction mode
49     #20;
50
51     // Test case 3: Addition with carry-in (A + B + Cin)
52     A = 16'b0000000000000000;
53     B = 16'b0000000000000000;
54     cin = 1'b1;
55     M = 1'b0; // Addition mode
56     #20;
57
58 end
59 endmodule
60

```

Behavioral




Post-Route




4. ALU

Schematic



## RTL



## Testbench

```

3 module ALU_tb();
4
5     // Inputs
6     reg [15:0] A;
7     reg [15:0] B;
8     reg M;
9
10    // Output
11    wire [15:0] S;
12    wire cout;
13    wire N; // Negative flag
14    wire Z; // Zero flag
15    wire C; // Carry flag
16    wire V; // Overflow flag
17    //Temporary variable;
18    // Instantiate the UUT
19    ALU uut (
20        .A(A),
21        .B(B),
22        .S(S),
23        .cout(cout),
24        .M(M),
25        .N(N),
26        .Z(Z),
27        .C(C),
28        .V(V)
29    );
30
31    // Initialize Inputs
32    initial begin
33        A = 15'h1234;
34        B = 15'h4321;
35        M = 1'b0; // Set the mode (0 for addition, 1 for subtraction)
36
37        #10;
38        M = 1'b1;
39        #10;
40        $finish;
41    end
42    initial begin
43        $monitor("%A: time: %d, Sum = %d, Zero = %b, Negative = %b, Carry = %b, Overflow = %b", $time, S, Z, N, C, V);
44    end
45
46 endmodule

```

## Behavioral




## Post-Route




- A 256×16 Memory Module

## Schematic



## RTL



## Testbench

```

2  47
3  timescale 1ns / 1ps      48
4  module Mem256X16_tbi;    49
5  // Inputs                50
6  reg [15:0] data;         51
7  reg addr0;               52
8  reg addr1;               53
9  reg addr2;               54
10 reg addr3;               55
11 reg addr4;               56
12 reg addr5;               57
13 reg addr6;               58
14 reg addr7;               59
15 reg WEn;                 60
16 reg clk;                 61
17                            62
18                            63
19                            64
20 // Output                 65
21 wire [15:0] qout;        66
22                            67
23 // Instantiate the DUT    68
24 Mem256X16 uut (          69
25     .data(data),          70
26     .qout(qout),          71
27     .addr0(addr0),        72
28     .addr1(addr1),        73
29     .addr2(addr2),        74
30     .addr3(addr3),        75
31     .addr4(addr4),        76
32     .addr5(addr5),        77
33     .addr6(addr6),        78
34     .addr7(addr7),        79
35     .WEn(WEn),            80
36     .clk(clk)             81
37 );                        82
38 // Initialize Inputs      83
39 initial begin              84
40     data = 16'h0;          85
41     addr0 = 1'b0;          86
42     addr1 = 1'b0;          87
43     addr2 = 1'b0;          88
44     addr3 = 1'b0;          89
45     addr4 = 1'b0;          90
46     addr5 = 1'b0;          91
47     addr6 = 1'b0;          92
48     addr7 = 1'b0;          93
49     WEn = 1'b0;           94
50     clk = 1'b0;           95
51     // Wait 100 ns for global reset to finish
52     #100;
53     // Add stimulus here
54     data = 16'h0;
55     addr0 = 1'b0;
56     addr1 = 1'b0;
57     addr2 = 1'b0;
58     addr3 = 1'b0;
59     addr4 = 1'b0;
60     addr5 = 1'b0;
61     addr6 = 1'b0;
62     addr7 = 1'b0;
63     WEn = 1'b1;
64     #20;
65     data = 16'h1;
66     addr0 = 1'b1;
67     addr1 = 1'b0;
68     addr2 = 1'b0;
69     addr3 = 1'b0;
70     addr4 = 1'b0;
71     addr5 = 1'b0;
72     addr6 = 1'b0;
73     addr7 = 1'b0;
74     #20;
75     data = 16'h10;
76     addr0 = 1'b0;
77     addr1 = 1'b1;
78     addr2 = 1'b0;
79     addr3 = 1'b0;
80     addr4 = 1'b0;
81     addr5 = 1'b0;
82     addr6 = 1'b0;
83     addr7 = 1'b0;
84     #20;
85     data = 16'h6;
86     addr0 = 1'b0;
87     addr1 = 1'b0;
88     addr2 = 1'b1;
89     addr3 = 1'b0;
90

```




```


91     addr4 = 1'b0;
92     addr5 = 1'b0;
93     addr6 = 1'b0;
94     addr7 = 1'b1;
95     #20;
96     data = 16'h12;
97     addr0 = 1'b0;
98     addr1 = 1'b0;
99     addr2 = 1'b0;
100    addr3 = 1'b1;
101    addr4 = 1'b0;
102    addr5 = 1'b0;
103    addr6 = 1'b1;
104    addr7 = 1'b0;
105    #40;
106    addr0 = 1'b0;
107    addr1 = 1'b0;
108    addr2 = 1'b0;
109    addr3 = 1'b0;
110    addr4 = 1'b1;
111    addr5 = 1'b0;
112    addr6 = 1'b0;
113    addr7 = 1'b0;
114    WE_n = 1'b0;
115    #20;
116    addr0 = 1'b0;
117    addr1 = 1'b0;
118    addr2 = 1'b0;
119    addr3 = 1'b0;
120    addr4 = 1'b0;
121    addr5 = 1'b1;
122    addr6 = 1'b0;
123    addr7 = 1'b0;
124    #20;
125    addr0 = 1'b0;
126    addr1 = 1'b0;
127    addr2 = 1'b0;
128    addr3 = 1'b0;
129    addr4 = 1'b0;
130    addr5 = 1'b0;
131    addr6 = 1'b1;
132    addr7 = 1'b0;
133    #20;
134    addr0 = 1'b0;
135    addr1 = 1'b1;
136    addr2 = 1'b0;
137    addr3 = 1'b0;
138    addr4 = 1'b0;
139    addr5 = 1'b0;
140    addr6 = 1'b0;
141    addr7 = 1'b1;
142    #20;
143    addr0 = 1'b0;
144    addr1 = 1'b0;
145    addr2 = 1'b1;
146    addr3 = 1'b0;
147    addr4 = 1'b0;
148    addr5 = 1'b0;
149    addr6 = 1'b0;
150    addr7 = 1'b0;
151    and
152    always #10 clk = ~clk;
153 endmodule

```

## Behavioral




## Post-Route




- PC Circuitry

## Schematic



## RTL



## Testbench

```

2  `timescale 1ns / 1ps
3
4  module PC_tb();
5
6  // Inputs
7  reg clk;
8  reg PC_rst;
9  reg [15:0] PC_next;
10
11 // Output
12 wire [15:0] PC;
13
14 // Instantiate the UUT
15 PC UUT (
16     .clk(clk),
17     .PC_rst(PC_rst),
18     .PC_next(PC_next),
19     .PC(PC)
20 );
21 // Initialize Inputs
22 initial begin
23     // Initialize Inputs
24     PC_rst = 0;
25     clk = 0;
26
27     // Apply a reset pulse
28     PC_rst = 1;
29     #10;
30     PC_rst = 0;
31     #10;
32
33     // Clock the design
34     clk = 1;
35     #10;
36     clk = 0;
37     #10;
38
39     $display("Initial PC: %h", PC);
40     case (PC_next)
41         16'h0000: PC_next = 16'h0001; // Increment by 1
42         16'h0001: PC_next = 16'h0010; // Increment by 2
43         16'h0010: PC_next = 16'h0000; // Wrap around to 0
44         default: PC_next = 16'h0000; // Default case
45     endcase
46     #10;
47     $display("New PC: %h", PC);
48     // Finish the simulation
49     $finish;
50 end
51 always begin
52     #5 clk = ~clk; // Toggle clock every 5 time units
53 end
54 endmodule
55

```

Behavioral




Post-Route




- Instruction Decoder

Schematic



## RTL




## Testbench

```


1 // Verilog test fixture cr
2
3 `timescale 1ns / 1ps
4
5 module main_decoder_tb();
6
7 // Inputs
8     reg [15:11] Opcode;
9
10 // Output
11     wire Jump;
12     wire Test;
13     wire ResultSrc;
14     wire ALUSrc2_01;
15     wire RegDst;
16     wire MemWrite;
17     wire Branch;
18     wire ALUOp;
19     wire RegWrite;
20     wire ALUSrc1;
21     wire ALUSrc2_10;
22     wire WriteSrc2_10;
23     wire WriteSrc1_01;
24     wire JarSrc;
25
26 // Instantiate the UUT
27     main_decoder UUT (
28         .Opcode(Opcode),
29         .Jump(Jump),
30         .Test(Test),
31         .ResultSrc(ResultSrc),
32         .ALUSrc2_01(ALUSrc2_01),
33         .RegDst(RegDst),
34         .MemWrite(MemWrite),
35         .Branch(Branch),
36         .ALUOp(ALUOp),
37         .RegWrite(RegWrite),
38         .ALUSrc1(ALUSrc1),
39         .ALUSrc2_10(ALUSrc2_10),
40         .WriteSrc2_10(WriteSrc2_10),
41         .WriteSrc1_01(WriteSrc1_01),
42         .JarSrc(JarSrc)
43     );
44 // Initialize Inputs
45     initial begin
46         // Test with different opcodes
47         Opcode = 5'b00000; // You can change the opcode for testing
48         #10; // Wait for some time
49         Opcode = 5'b00101; // Another opcode
50         #10; // Wait for some time
51         // Add more tests with different opcodes as needed
52     end
53 endmodule

```

## Behavioral




## Post-Route



- Complete Computer

## Schematic



## Testbench

```
`timescale 1ns / 1ps

module RISCv16bit_tb();

// Inputs
    parameter clk_period = 20;
    parameter delay_factor = 2;
    reg clk;
    reg [15:0] ext_data;
    reg PC_rst;
    reg ext_we;

// Output
    wire [15:0] OutR;
    wire done;
// Instantiate the UUT
    RISCv16bit UUT (
        .clk(clk),
        .ext_data(ext_data),
        .ext_we(ext_we),
        .PC_rst(PC_rst),
        .OutR(OutR),
        .done(done)
    );

// Clock generation
    always begin
        # (clk_period / 2) clk <= 1'b0;
        # (clk_period / 2) clk <= 1'b1;
    end

// Initialize Inputs
    initial begin
        // Find max&min
        PC_rst <= 1'b0;
        repeat (9) @(posedge clk)
            # (clk_period / delay_factor) PC_rst <= 1'b0;
        PC_rst <= 1'b1;

        write_mem1(16 'b0000_1000_0111_1111 ) ; // LHI R0,#127
        write_mem1(16 'b0000_1001_0000_0000 ) ; // LHI R1,#0

        write_mem1(16 'b0001_1010_1010_0000 ) ; // LDR R2,R5,#0
        loop1:
        write_mem1(16 'b0001_1011_1010_0001 ) ; // LDR R3,R5,#1

        write_mem1(16 'b0000_0100_0100_1110 ) ; // SUB R4,R2,R3
        write_mem1(16 'b1100_0010_0000_0010 ) ; // BCS next_min
        write_mem1(16 'b0101_1000_0110_0000 ) ; // MOV R0,R3
        next_min:
        write_mem1(16 'b0000_0100_0010_0010 ) ; // SUB R4,R1,R3
        write_mem1(16 'b1100_0011_0000_0010 ) ; // BCC next_max
        write_mem1(16 'b0101_1001_0110_0000 ) ; // MOV R1,R3
    end
endmodule
```

```

next_max:
write_mem1(16 'b0011_1101_1010_0001 ) ; // ADDI R5,R5,#1
write_mem1(16 'b1100_0001_1111_0101 ) ; // BNE loop2

done1:
write_mem1(16 'b1110_0000_0000_0000 ) ; // OutR R0
$display("Minimum Value (R0): %h", OutR);
write_mem1(16 'b1110_0000_0010_0000 ) ; // OutR R1

$display("Maximum Value (R1): %h", OutR);
write_mem1(16 'b1110_0000_0000_0001 ) ; // HLT
@(posedge clk) #(clk_period / delay_factor) ext_we = 1'b0;
//read data from the dual-port memory

repeat (9) @(posedge clk)
    #(clk_period / delay_factor) PC_rst = 1'b0;
PC_rst = 1'b1;
wait (done);
end
initial begin
// ADD 2 numbers in mem and store result in another location
PC_rst <= 1'b0;
repeat (9) @(posedge clk)
    #(clk_period / delay_factor) PC_rst <= 1'b0;
PC_rst <= 1'b1;
write_mem2(16 'b0001_1000_1010_0000 ) ; // LDR R0,R5,#0
write_mem2(16 'b0001_1001_1100_0000 ) ; // LDR R1,R6,#0
write_mem2(16 'b0000_0010_0000_0100 ) ; // ADD R2,R0,R1

write_mem2(16 'b0010_1010_1110_0000 ) ; // STR R2,R7,#0
write_mem2(16 'b1110_0000_0000_0001 ) ; // HLT
@(posedge clk) #(clk_period / delay_factor) ext_we = 1'b0;
//read data from the dual-port memory

repeat (9) @(posedge clk)
    #(clk_period / delay_factor) PC_rst = 1'b0;
PC_rst = 1'b1;
wait (done);
end
initial begin
// ADD 10 numbers in consecutive in mem.
PC_rst <= 1'b0;
repeat (9) @(posedge clk)
    #(clk_period / delay_factor) PC_rst <= 1'b0;
PC_rst <= 1'b1;
write_mem3(16 'b0000_1000_0000_0000 ) ; // LHI R0,#0
write_mem3(16 'b0000_1001_0000_0000 ) ; // LHI R1,#0
write_mem3(16 'b0000_1011_0000_1010 ) ; // LHI R3,#10
loop2:
write_mem3(16 'b0001_1010_1010_0000 ) ; // LDR R2,R5,#0
write_mem3(16 'b0000_0000_0000_1000 ) ; // ADD R0,R0,R2
write_mem3(16 'b0011_1001_0010_0001 ) ; // ADDI R1,R1,#1
write_mem3(16 'b0011_1101_1010_0001 ) ; // ADDI R5,R5,#1
write_mem3(16 'b0011_0000_0010_1101 ) ; // CMP R1,R3
write_mem3(16 'b1100_0001_1111_1010 ) ; // BNE loop2
write_mem3(16 'b1110_0000_0000_0000 ) ; // OutR R0
write_mem3(16 'b1110_0000_0000_0001 ) ; // HLT

```



```

    @(posedge clk) #(clk_period / delay_factor) ext_we = 1'b0;
    //read data from the dual-port memory

    repeat (9) @(posedge clk)
        #(clk_period / delay_factor) PC_rst = 1'b0;
    PC_rst = 1'b1;
    wait (done);
end
initial begin
    // Mov a mem block of N words from one place to another.
    PC_rst <= 1'b0;
    repeat (9) @(posedge clk)
        #(clk_period / delay_factor) PC_rst <= 1'b0;
    PC_rst <= 1'b1;
    write_mem4(16 'b0000_1000_0000_0000 ) ; // LHI R0,#0
    write_mem4(16 'b0000_1001_0000_0010 ) ; // LHI R1,#2
    write_mem4(16 'b0000_1010_0010_0000 ) ; // LHI R2,#32
    write_mem4(16 'b0000_1011_0100_0000 ) ; // LHI R3,#64
    move_loop:
    write_mem4(16 'b0001_1100_0100_0000 ) ; // LDR R4,R2,#0
    write_mem4(16 'b0010_1100_0110_0000 ) ; // STR R4,R3,#0
    write_mem4(16 'b0011_1000_0000_0001 ) ; // ADDI R0,R0,#1
    write_mem4(16 'b0011_1010_0010_0010 ) ; // ADDI R2,R2,#2
    write_mem4(16 'b0011_1011_0011_0010 ) ; // ADDI R3,R3,#2
    write_mem4(16 'b0011_0000_0010_0001 ) ; // CMP R0,R1
    write_mem4(16 'b1100_0001_1000_0110 ) ; // BNE move_loop
    write_mem4(16 'b1110_0000_0000_0001 ) ; // HLT
    @(posedge clk) #(clk_period / delay_factor) ext_we = 1'b0;

    repeat (9) @(posedge clk)
        #(clk_period / delay_factor) PC_rst = 1'b0;
    PC_rst = 1'b1;
    wait (done);
end
task write_mem1;
input [15:0] data;
begin
    @(posedge clk) #(clk_period/delay_factor) begin
        ext_we = 1'b1;
        ext_data = data;
    end
end
endtask

task write_mem2;
input [15:0] data;
begin
    @(posedge clk) #(clk_period/delay_factor) begin
        ext_we = 1'b1;
        ext_data = data;
    end
end
endtask

task write_mem3;
input [15:0] data;
begin
    @(posedge clk) #(clk_period/delay_factor) begin
        ext_we = 1'b1;
        ext_data = data;
    end
end
endtask


task write_mem4;
input [15:0] data;
begin
    @(posedge clk) #(clk_period/delay_factor) begin
        ext_we = 1'b1;
        ext_data = data;
    end
end
endtask

initial #1000000000 $finish;
initial
    $monitor ($realtime, "ns %h %h %h %h %h %h \n", clk, PC_rst, ext_we, ext_data, OutR, done);
endmodule


```



## Behavioral



## Post-Route



### 3. Programs

1. Find the minimum and maximum from two numbers in memory.

```

write_mem1(16 'b0000_1000_0111_1111 ) ; // LHI R0,#127
write_mem1(16 'b0000_1001_0000_0000 ) ; // LHI R1,#0

write_mem1(16 'b0001_1010_1010_0000 ) ; // LDR R2,R5,#0
loop1:
write_mem1(16 'b0001_1011_1010_0001 ) ; // LDR R3,R5,#1

write_mem1(16 'b0000_0100_0100_1110 ) ; // SUB R4,R2,R3
write_mem1(16 'b1100_0010_0000_0010 ) ; // BCS next_min
write_mem1(16 'b0101_1000_0110_0000 ) ; // MOV R0,R3
next_min:
write_mem1(16 'b0000_0100_0010_0010 ) ; // SUB R4,R1,R3
write_mem1(16 'b1100_0011_0000_0010 ) ; // BCC next_max
write_mem1(16 'b0101_1001_0110_0000 ) ; // MOV R1,R3
next_max:
write_mem1(16 'b0011_1101_1010_0001 ) ; // ADDI R5,R5,#1
write_mem1(16 'b1100_0001_1111_0101 ) ; // BNE loop2

done1:
write_mem1(16 'b1110_0000_0000_0000 ) ; // OutR R0
$display("Minimum Value (R0): %h", OutR);
write_mem1(16 'b1110_0000_0010_0000 ) ; // OutR R1

$display("Maximum Value (R1): %h", OutR);
write_mem1(16 'b1110_0000_0000_0001 ) ; // HLT

// Initialization
LHI    R0, #32767; R0 = 32767
LHI    R1, #0; R1 = 0

// Load the first number from memory into R2
LDR    R2, [R5, #0]; R2 = Mem[R5]

loop:// Load the next number from memory into R3
LDR    R3, [R5, #1]; R3 = Mem[R5 + 1]

// Compare R2 and R3 to find the minimum
SUB    R4, R2, R3; R4 = R2 - R3
BCS    next_min; Jump to next_min if R4 is not positive
MOV    R0, R3; R0 = R3

next_min:// Compare R3 and R1 to find the maximum
SUB    R4, R1, R3; R4 = R1 - R3
BCC    next_max; Jump to next_max if R4 is not positive
MOV    R1, R3; R1 = R3

next_max:
ADDI   R5, R5, #1 ; R5 = R5 + 1
BNE    loop;

done:// R0 and R1 now contain the minimum and maximum values
// End of program
OutR R0;
OutR R1;
HLT

```

2. Add two numbers in memory and store the result in another

memory location.

```
//Load the first number from memory into R0
    LDR    R0, [R5, #0];
//Load the second number from memory into R1
    LDR    R1, [R6, #0];
//Add the numbers
    ADD    R2, R0, R1; R2 = R0 + R1
//Store the result back into memory at address R7
    STR    R2, [R7, #0];
// End of program
    HLT;
```

```
write_mem2(16 'b0001_1000_1010_0000 ) ; // LDR R0,R5,#0
write_mem2(16 'b0001_1001_1100_0000 ) ; // LDR R1,R6,#0
write_mem2(16 'b0000_0010_0000_0100 ) ; // ADD R2,R0,R1
write_mem2(16 'b0010_1010_1110_0000 ) ; // STR R2,R7,#0
write_mem2(16 'b1110_0000_0000_0001 ) ; // HLT
```

3. Add ten numbers in consecutive memory locations.

```
write_mem3(16 'b0000_1000_0000_0000 ) ; // LHI R0,#0
write_mem3(16 'b0000_1001_0000_0000 ) ; // LHI R1,#0
write_mem3(16 'b0000_1011_0000_1010 ) ; // LHI R3,#10
loop2:
write_mem3(16 'b0001_1010_1010_0000 ) ; // LDR R2,R5,#0
write_mem3(16 'b0000_0000_0000_1000 ) ; // ADD R0,R0,R2
write_mem3(16 'b0011_1001_0010_0001 ) ; // ADDI R1,R1,#1
write_mem3(16 'b0011_1101_1010_0001 ) ; // ADDI R5,R5,#1
write_mem3(16 'b0011_0000_0010_1101 ) ; // CMP R1,R3
write_mem3(16 'b1100_0001_1111_1010 ) ; // BNE loop2
write_mem3(16 'b1110_0000_0000_0000 ) ; // OutR R0
write_mem3(16 'b1110_0000_0000_0001 ) ; // HLT
```

```

// Initialization
LHI R0, #0; Initialize R0 to store the sum
LHI R1, #0; Initialize R1 as a loop counter
LHI R3, #10; Set R3 to 10, indicating we want to add ten numbers

// Loop
loop:
    LDR R2, [R5, #0]; Load the first number into R2
    ADD R0, R0, R2; Add the number in R2 to the sum in R0
    ADDI R1, R1, #1; Increment the loop counter in R1
    ADDI R5, R5, #1; Move to the next memory location
    CMP R1, R3; Compare the counter to 10
    BNE loop; Continue the loop if the counter is not yet 10

// End of program
OutR R0; Display the sum
HLT; End the program

```

#### 4. Mov a memory block of N words from one place to another.

```

write_mem4(16 'b0000_1000_0000_0000 ) ; // LHI R0,#0
write_mem4(16 'b0000_1001_0000_0010 ) ; // LHI R1,#2
write_mem4(16 'b0000_1010_0010_0000 ) ; // LHI R2,#32
write_mem4(16 'b0000_1011_0100_0000 ) ; // LHI R3,#64
move_loop:
write_mem4(16 'b0001_1100_0100_0000 ) ; // LDR R4,R2,#0
write_mem4(16 'b0010_1100_0110_0000 ) ; // STR R4,R3,#0
write_mem4(16 'b0011_1000_0000_0001 ) ; // ADDI R0,R0,#1
write_mem4(16 'b0011_1010_0010_0010 ) ; // ADDI R2,R2,#2
write_mem4(16 'b0011_1011_0011_0010 ) ; // ADDI R3,R3,#2
write_mem4(16 'b0011_0000_0010_0001 ) ; // CMP R0,R1
write_mem4(16 'b1100_0001_1000_0110 ) ; // BNE move_loop
write_mem4(16 'b1110_0000_0000_0001 ) ; // HLT

```

```

// Initialization
    LHI R0, #0;
    LHI R1, #2;
    LHI R2, #32;
    LHI R3, #64;
// Loop
move_loop:
    LDR R4, [R2, #0];
    STR R4, [R3, #0];
    ADDI R0, R0, #1;
    ADDI R2, R2, #2;
    ADDI R3, R3, #2;
    CMP R0, R1;
    BNE move_loop;

// End of program
    HLT;

```

## 4. Discussion

1. 以前只有在計算機組織課程只有修過 MIPS 指令集，在轉換到 RISC-V 上的過程中遇到了很多的阻礙，但是透過老師給的那兩本 text book，這部分得到了解決，有一些指令集可以去參考 ARM 與 X86 會有類似的解方。
2. 指令部分一般的算術運算與記憶體搬運沒有太大問題，主要問題落在 LHI 與 LLI，過去只有遇過 LUI 與 ORI 指令，沒有遇過保留一部分暫存器的問題，後來思考許久使用 bitmask 的方式來保留需要的部分。

3. 遇到 Opcode 不一致的問題，像是 Branch 是 8bit，在這邊思考很久，  
決定透過固定分析前五個 bit(Opcode)，如果是 branch 指令在去偵測  
後面 3bit 是甚麼
4. 最後是遇到一些在設計上的小問題，像是怎麼串接 RAM 或是指令解碼  
器的製作，透過課本以及網路上的資料來慢慢解決問題，也了解到硬體  
好玩的地方，硬體很簡單但是變化無窮，最後在這部分收穫很大。

# 5.Conclusion

Hardware Cost:

RISCV16bit Project Status (10/29/2023 - 16:31:19)					
Project File:	RISCV16bit.xise	Parser Errors:	No Errors		
Module Name:	RISCV16bit	Implementation State:	Placed and Routed		
Target Device:	xc3s100e-4cp132	• Errors:	No Errors		
Product Version:	ISE 14.7	• Warnings:	<a href="#">33 Warnings (0 new)</a>		
Design Goal:	Balanced	• Routing Results:	<a href="#">All Signals Completely Routed</a>		
Design Strategy:	<a href="#">Xilinx Default (unlocked)</a>	• Timing Constraints:	<a href="#">All Constraints Met</a>		
Environment:	<a href="#">System Settings</a>	• Final Timing Score:	0 ( <a href="#">Timing Report</a> )		

Device Utilization Summary					
Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Flip Flops	16	1,920	1%		
Number of 4 input LUTs	108	1,920	5%		
Number of occupied Slices	84	960	8%		
Number of Slices containing only related logic	84	84	100%		
Number of Slices containing unrelated logic	0	84	0%		
Total Number of 4 input LUTs	108	1,920	5%		
Number of bonded IOBs	18	83	21%		
Number of BUFGMUXs	1	24	4%		
Number of RPM macros	32				
Average Fanout of Non-Clock Nets	1.81				

Performance Summary			
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	<a href="#">Pinout Report</a>
Routing Results:	<a href="#">All Signals Completely Routed</a>	Clock Data:	<a href="#">Clock Report</a>
Timing Constraints:	<a href="#">All Constraints Met</a>		

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
<a href="#">Synthesis Report</a>	Current	Sun Oct 29 11:49:17 2023	0	<a href="#">33 Warnings (0 new)</a>	0
<a href="#">Translation Report</a>	Current	Sun Oct 29 11:49:26 2023	0	0	0
<a href="#">Map Report</a>	Current	Sun Oct 29 11:49:33 2023	0	<a href="#">18 Warnings (0 new)</a>	<a href="#">2 Infos (0 new)</a>
<a href="#">Place and Route Report</a>	Current	Sun Oct 29 11:49:41 2023	0	0	<a href="#">2 Infos (0 new)</a>
Power Report					