Successive Approximation Register (SAR) ADC Reg No: 212223230054 The Successive Approximation Register (SAR) ADC is a widely used Analog-to-Digital Converter (ADC) that operates by approximating the input signal in a step-by-step manner. Working Principle of SAR ADC: The SAR ADC works on the principle of binary search and successive approximation. It includes the following components: Sample and Hold Circuit (S/H): Captures the input analog voltage. Comparator: Compares the input voltage with the DAC output. Successive Approximation Register (SAR): Controls the DAC output. Digital-to-Analog Converter (DAC): Converts the digital code from the SAR to an analog voltage. Control Logic: Manages the conversion process. Step-by-Step Operation: Sampling: The input analog signal is sampled and held constant. Initialization: The SAR sets the MSB (Most Significant Bit) to 1. Comparison: The DAC output is compared with the input voltage using the comparator.

- 4. Decision: If DAC output < input voltage, the bit remains 1; else, it is cleared to 0.
- Iteration: Repeat for the next MSB until all bits are evaluated.
- Output: The final digital code is the closest binary approximation of the input signal.

Characteristics and Applications:

Characteristics:

- Resolution: Typically 8 to 16 bits.
- Conversion Time: Moderate, depends on clock frequency and resolution.
- Accuracy: Moderate to high.

- Speed: Faster than integrating ADCs but slower than flash ADCs.

Applications:

- Data acquisition systems
- Digital oscilloscopes
- Microcontroller-based measurement systems

