

#### Lecture #23

# Cache Part II: Set/Fully Associative Cache





https://app.sli.do/event/x7ac4DQzrLRyjiohzwpXtN

#### Lecture #23:

#### Cache II: Set/Fully Associative Cache

- 1. Types of Cache Misses
- 2. Block Size Trade-off
- 3. Set Associative Cache
- 4. Fully Associative Cache
- 5. Block Replacement Policy
- 6. Additional Examples
- 7. Summary
  - **Exploration**

### 1. (Recall) Types of Cache Misses

#### Compulsory misses

- On the first access to a block; the block must be brought into the cache
- Also called cold start misses or first reference misses

#### Conflict misses

- Occur in the case of direct mapped cache or set associative cache, when several blocks are mapped to the same block/set
- Also called collision misses or interference misses

#### Capacity misses


 Occur when blocks are discarded from cache as cache cannot contain all blocks needed





### 2. Block Size Trade-off (1/2)

#### **Average Access Time**


- = Hit rate x Hit Time + (1-Hit rate) x Miss penalty
- Larger block size:
  - + Takes advantage of spatial locality
  - Larger miss penalty: Takes longer time to fill up the block
  - If block size is too big relative to cache size
    - → Too few cache blocks → miss rate will go up







### 2. Block Size Trade-off (2/2)





### 3. Set Associative (SA) Cache

- Compulsory misses
  - On the first access to brought into the cach
  - Also called cold start


Solution: Set Associative Cache

nisses

- Conflict misses
  - Occur in the case of direct mapped cache or set associative cache, when several blocks are mapped to the same block/set
  - Also called collision misses or interference misses
- Capacity misses
  - Occur when blocks are discarded from cache as cache cannot contain all blocks needed



### 3. Set Associative Cache: Analogy



Many book titles start with "T"

→ Too many conflicts!

Hmm... how about we give more slots per letter, 2 books start with "A", 2 books start with "B", .... etc?



### 3. Set Associative (SA) Cache

#### N-way Set Associative Cache


 A memory block can be placed in a fixed number (N) of locations in the cache, where N > 1

#### Key Idea:

- Cache consists of a number of sets:
  - Each set contains N cache blocks
- Each memory block maps to a unique cache set
- Within the set, a memory block can be placed in any of the N cache blocks in the set



#### 3. Set Associative Cache: Structure



2-way Set Associative Cache

- An example of 2-way set associative cache
  - Each set has two cache blocks
- A memory block maps to a unique set
  - In the set, the memory block can be placed in either of the cache blocks




→ Need to search both to look for the memory block

### 3. Set Associative Cache: Mapping

#### **Memory Address**



Cache Block size = 2N bytes





Cache Block size =  $2^N$  bytes

Number of cache sets =  $2^{M}$ 

Offset = N bits

**Set Index = M bits** 

Tag = 32 - (N + M) bits


#### **Observation:**

It is essentially unchanged from the direct-mapping formula



### 3. Set Associative Cache: Example









Offset, N = 2 bits

**Block Number** = 32 - 2 = 30 **bits** 

Check: Number of Blocks =  $2^{30}$ 



#### **Number of Cache Blocks**

4-way associative, number of sets


$$= 1024 / 4 = 256 = 28$$

Set Index, M = 8 bits


**Cache Tag** = 
$$32 - 8 - 2 = 22$$
 bits




### 3. Set Associative Cache: Circuitry



# 3. Advantage of Associativity (1/3)




# 3. Advantage of Associativity (2/3)



# 3. Advantage of Associativity (3/3)

#### **Rule of Thumb:**

A direct-mapped cache of size **N** has about the same miss rate as a 2-way set associative cache of size **N/2** 





### 3. SA Cache Example: Setup

- Given:
  - Memory access sequence: 4, 0, 8, 36, 0
  - 2-way set-associative cache with a total of four
     8-byte blocks → total of 2 sets
  - Indicate hit/miss for each access



Offset, N = 3 bits Block Number = 32 - 3 = 29 bits

2-way associative, number of sets=  $2 = 2^1$ Set Index, M = 1 bits

Cache Tag = 32 - 3 - 1 = 28 bits



Miss 0, 8, 36, 0

Tag

**Index Offset** 

Check: Both blocks in Set 0 are invalid [ Cold Miss ]

Result: Load from memory and place in Set 0 - Block 0

		Blo	ock 0		Block 1			
Set Index	Valid	Tag	wo	W1	Valid	Tag	WO	W1
0	Ø1	0	M[0]	M[4]	0			
1	0				0			

Miss Hit 4,0, 8, 36, 0

Tag

**Index Offset** 

■ Load from 0 →

0 (0)

#### **Result:**

[Valid and Tags match] in Set 0-Block 0 [Spatial Locality]

Set Index
0

	Blo	ock 0		Block 1			
Valid	Tag	wo	W1	Valid	Tag	wo	W1
1	0	M[0]	M[4]	0			
0				0			

Miss Hit Miss 4, 0, (8) 36, 0

Tag

**Index Offset** 

■ Load from 8 →

1 000

Check: Both blocks in Set 1 are invalid [ Cold Miss ]

Result: Load from memory and place in Set 1 - Block 0

		Blo	ock 0		Block 1			
Set Index	Valid	Tag	wo	W1	Valid	Tag	wo	W1
0	1	0	M[0]	M[4]	0			
1	Ø 1	0	M[8]	M[12]	0			

Miss Hit Miss Miss 4, 0, 8, 36, 0

Tag

**Index Offset** 

Check: [Valid but tag mismatch] Set 0 - Block 0

[Invalid] Set 0 - Block1 [ Cold Miss ]

Result: Load from memory and place in Set 0 - Block 1

	Block 0				Block 1			
Set Index	Valid	Tag	WO	W1	Valid	Tag	W0	W1
0	1	0	M[0]	M[4]	Ø1	2	M[32]	M[36]
1	1	0	M[8]	M[12]	0			

Miss Hit Miss Miss Hit 4, 0, 8, 36, 0

Tag

**Index Offset** 

■ Load from **0** →

0 (0)00

Check: [Valid and tags match] Set 0-Block 0
[Valid but tags mismatch] Set 0-Block1

[ Temporal Locality ]

Set
Idx
0
1

Block 0				Block 1			
Valid	Tag	W0	W1	Valid	Tag	W0	W1
1	0	M[0]	M[4]	1	2	M[32]	M[36]
1	0	M[8]	M[12]	0			


### 4. Fully Associative (FA) Cache

- Compulsory misses
  - On the first access to a block; the block must be brought into the cache
  - Also called cold start misses or first reference misses
- Conflict misses
  - Occur in the case of direct mapped cache or set associative cache, when several blocks are mapped to the same block/set
     Occurs in
  - Also called collision m Fully Associative Cache ses
- Capacity misses
  - Occur when blocks are discarded from cache as cache cannot contain all blocks needed



### 4. Fully Associative (FA) Cache: Analogy







# 4. Fully Associative (FA) Cache

#### Fully Associative Cache

 A memory block can be placed in any location in the cache

#### Key Idea:

- Memory block placement is no longer restricted by cache index or cache set index
- ++ Can be placed in any location, BUT
- --- Need to search all cache blocks for memory access



# 4. Fully Associative Cache: Mapping

#### **Memory Address**



Cache Block size =  $2^N$  bytes

\_\_\_\_\_



Cache Block size =  $2^N$  bytes

Number of cache blocks =  $2^{M}$ 

Offset = N bits

Tag = 32 - N bits


#### **Observation:**

The block number serves as the tag in FA cache.



### 4. Fully Associative Cache: Circuitry


- Example:
  - 4KB cache size and 16-Byte block size
  - Compare tags and valid bit in parallel







#### 4. Cache Performance



#### **Observations:**

- 1. Cold/compulsory miss remains the same irrespective of cache size/associativity.
- 2. For the same cache size, conflict miss goes down with increasing associativity.
- 3. Conflict miss is 0 for FA caches.
- 4. For the same cache size, capacity miss remains the same irrespective of associativity.
  - 5. Capacity miss decreases with increasing cache size .

Total Miss = Cold miss + Conflict miss + Capacity miss

Capacity miss (FA) = Total miss (FA) – Cold miss (FA), when Conflict Miss→0


### 5. Block Replacement Policy (1/3)

- Set Associative or Fully Associative Cache:
  - Can choose where to place a memory block
  - Potentially replacing another cache block if full
  - Need block replacement policy
- Least Recently Used (LRU)
  - How: For cache hit, record the cache block that was accessed
    - When replacing a block, choose one which has not been accessed for the longest time
  - Why: Temporal locality



# 5. Block Replacement Policy (2/3)

- Least Recently Used policy in action:
  - 4-way SA cache
  - Memory accesses: 0 4 8 12 4 16 12 0 4





# 5. Block Replacement Policy (3/3)

- Drawback for LRU
  - Hard to keep track if there are many choices
- Other replacement policies:
  - First in first out (FIFO)
  - Random replacement (RR)
  - Least frequently used (LFU)



### 6. Additional Examples #1

- Direct-Mapped Cache:
  - Four 8-byte blocks
- Memory accesses:4.8.36)48)68)(0.32)

Addr:	Tag	Index	Offset
4:	00000	00	100
8:	00000	01	000
36:	00001	00	100
48:	00001	10	000
68:	00010	00	100
0:	00000	00	000
32:	00001	00	000

Index	Valid	Tag	Word0	Word1
0	& 1	-0 1 -1 -2	M[0] M[32] M[32] M[64] M[0]	M[4] M[36] M[36] M[4]
1	Ø 1	0	M[8]	M[12]
2	Ø 1	1	M[48]	M[52]
3	0			



### 6. Additional Examples #2

- Fully-Associative Cache:
  - Four 8-byte blocks
  - LRU Replacement Policy
- Memory accesses: Hit
   4.8.36.48.68.0,32

Addr:	Tag	Offset
4:	0000000	100
8:	0000001	000
36:	0000100	100
48:	0000110	000
68:	0001000	100
0:	0000000	000
32:	0000100	000

Index	Valid	Tag	Word0	Word1
0	<b>Ø</b> 1	0 8	M[0] M[64]	<del>M[4]</del> M[68]
1	01	10	M[8] <sub>M[0]</sub>	<del>M[12]</del> M[4]
2	01	4	M[32]	M[36]
3	01	6	M[48]	M[52]



### 6. Additional Examples #3

- 2-way Set-Associative Cache:
  - Four 8-byte blocks
  - LRU Replacement Policy
- Memory accesses:

/ a \			(40)	(68)		
4	X	1.30	MAX	IIhX		(3)
\\\\\\\	<b>O</b>		TO,		$\mathcal{L} \mathcal{L}_{\mathfrak{I}}$	
					ノノ	

Addr:	Tag	Index	Offset
4:	00000	0	100
8:	00000	1	000
36:	000010	0	100
48:	000011	0	000
68:	000100	0	100
0:	00000	0	000
32:	000010	0	000

Set Index

0


1

	В	lock 0		Block 1					
Valid	Tag Word0 Word		Word1	Valid	Tag	Word0	Word1		
<b>ø</b> 1	<del>0</del> <del>3</del> 0	M[0] M[48] M[0]	M[4] M[52] M[4]	<b>ø</b> 1	<del>2</del> <del>4</del> 2	M[32] M[64] M[32]	M[36] M[68] M[36]		
01	0	M[8]	M[12]	0					



# 7. Summary: Cache Organizations

# One-way set associative (direct mapped)



#### Two-way set associative

Set	Tag	Data	Tag	Data
0				
1				
2				
3				

#### Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								

#### Eight-way set associative (fully associative)

Tag	Data														



# 7. Summary: Cache Framework (1/2)

**Block Placement:** Where can a block be placed in cache?

#### **Direct Mapped:**

 Only one block defined by index

### N-way Set-Associative:

 Any one of the N blocks within the set defined by index

#### **Fully Associative:**

Any cache block

#### Block Identification: How is a block found if it is in the cache?

#### **Direct Mapped:**

 Tag match with only one block

### N-way Set Associative:

 Tag match for all the blocks within the set

#### **Fully Associative:**

 Tag match for all the blocks within the cache



# 7. Summary: Cache Framework (2/2)

**Block Replacement:** Which block should be replaced on a cache miss?

#### **Direct Mapped:**

No Choice

#### N-way Set-Associative:

Based on replacement policy

#### **Fully Associative:**

Based on replacement policy

Write Strategy: What happens on a write?

Write Policy: Write-through vs write-back

Write Miss Policy: Write allocate vs write no allocate



# 8. Exploration: Improving Cache Penalty

#### **Average Access Time**

- = Hit rate x Hit Time + (1-Hit rate) x Miss penalty
- So far, we tried to improve Miss Rate:
  - Larger block size
  - Larger Cache
  - Higher Associativity
- What about Miss Penalty?



### 8. Exploration: Multilevel Cache

#### Options:


Separate data and instruction caches, or a unified cache

#### Sample sizes:

L1: 32KB, 32-byte block, 4-way set associative


L2: 256KB, 128-byte block, 8-way associative

**L3**: 4MB, 256-byte block, Direct mapped





#### 8. Exploration: Intel Processors




#### **Pentium 4 Extreme Edition**

L1: 12KB I\$ + 8KB D\$

L2: 256KB

L3: 2MB





#### Itanium 2 McKinley


L1: 16KB I\$ + 16KB D\$

L2: 256KB

L3: 1.5MB - 9MB

### 8. Exploration: Trend: Intel Core i7-3960K

#### Intel® Core™ i7-3960X Processor Die Detail



#### Intel Core i7-3960K

#### per die:

- -2.27 billion transistors
- -15MB shared Inst/Data Cache (LLC)

#### per Core:

- -32KB L1 Inst Cache
- -32KB L1 Data Cache
- -256KB L2 Inst/Data Cache
- -up to 2.5MB LLC



# Reading

- Large and Fast: Exploiting Memory Hierarchy
  - Chapter 7 sections 7.1 7.2 (3<sup>rd</sup> edition)
  - Chapter 5 sections 5.1 5.2 (4<sup>th</sup> edition)





# **End of File**

