



University  
of Glasgow

# Electronic System Design 3

## Lecture 6.1: Grounding and CMRR

Dr Duncan Bremner





University  
of Glasgow

There is no ground.

Electricity leaves the battery,  
does something useful and  
then returns to the battery.

It doesn't flow away into a  
“ground puddle”....

Signals flow on **two** wires






## Grounding and Common-Mode Rejection

Have assumed *connections* between components are ideal

Untrue: Wires have significant impedance:

Calculate resistance of PCB track:-



Resistivity of copper  
 $1.69\mu\Omega\text{-cm}$  ( $20^\circ\text{ C}$ )

$\frac{1}{40}"$   
( $630\mu\text{m}$ )

$$R = \frac{\rho l}{A} \sim \frac{1.69 \cdot 10^{-8} \Omega\text{m} \cdot 0.16\text{m}}{6.3 \cdot 10^{-4} \text{m} \cdot 3.5 \cdot 10^{-5} \text{m}} = 0.123\Omega$$




## Common-Mode Signals

Typical signal wires have resistances  $\sim 0.1\Omega$

Typical signal currents  $\sim 10\text{V} / 10\text{k}\Omega = 1\text{mA} \rightarrow 100\mu\text{V}!$

**BAD!!**






University  
of Glasgow

# PCB Layout


Ground





## Common-Mode Signals (2)

What you really built




Gain changes with load.  $123\mu V$  ( $\sim 2^\circ$  C error for type K)  
Error proportional to load current.



## Common-Mode Signals (3)

Worse in any normal system (>1 opamp)



Large currents flow.

Induced voltages depend on

- Loads on other amplifiers
- Signals on other amplifiers
- Details of PCB design
- Quality of soldering

=> **Can't design!**








## Dynamic current for logic

Fast logic is massively worse:

CMOS “NOT” gate







## Typical values of "Ground Bounce"

For CMOS logic current only flows for switching time.

$$\Rightarrow \text{Charge} = Q_{\text{switch}} \approx \tau_{\text{switch}} \cdot I_{\text{max}} = \tau_{\text{switch}} \cdot \frac{V_{CC}}{R_{\text{switch}}}$$

Define a "*Power Dissipation Capacitance*"

$$C_{PD} = \frac{Q_{\text{switch}}}{V_{CC}} = \frac{\tau_{\text{switch}}}{R_{\text{switch}}}$$

For 74AHC00  $C_{PD} = 9\text{pF}, \tau_{\text{switch}} = 3.5\text{ns} \Rightarrow I_{\text{max}} \sim 13\text{mA}$

A single gate will produce a spike of  $0.12\Omega \times 13\text{mA} = 1.6\text{mV}$ .

Worse: Inductance  $\sim 0.18\mu\text{H} \sim 32\Omega @ 1/2\pi \times 3.5\text{ns}$

-> 0.42 VOLTS

A big system can produce  $\sim 1\text{V}$  of junk.



University  
of Glasgow

Thank you  
谢谢

INSPIRING  
PEOPLE