


**ECE 4273 VLSI design**


**Julie Brown, 3499594**


**Project Draft**


**Nov. 21 2020**


The following image(s) is a draft block diagram of the 16-bit microcomputer architecture:











The following Verilog code is the initial draft of a 16-bit microcomputer. The implementation is not complete as the code does not perform as expected and some debugging is still required.

```
`define reg_ADD 1
`define reg_SUB 2
`define reg_AND 3
`define reg_OR 4
`define reg_XOR 5

`define addr_ADD 6
`define addr_SUB 7
`define addr_AND 8
`define addr_OR 9
`define addr_XOR 10

`define JZ 11
`define LOAD 12
`define STORE 13

module ALU (
    input [3:0] opcode,
    input [15:0] regAr, regBr, op2,
    output reg [15:0] regAw,
    output reg CF, ZF
);
    always @(opcode, regAr, regBr, op2)
    begin
        case (opcode)
            `reg_ADD: {CF, regAw} = regAr + regBr;
            `reg_SUB: {CF, regAw} = regAr - regBr;
            `reg_AND: {CF, regAw} = regAr & regBr;
            `reg_OR: {CF, regAw} = regAr | regBr;
            `reg_XOR: {CF, regAw} = regAr ^ regBr;
            `addr_ADD: {CF, regAw} = regAr + op2;
            `addr_SUB: {CF, regAw} = regAr - op2;
            `addr_AND: {CF, regAw} = regAr & op2;
            `addr_OR: {CF, regAw} = regAr | op2;
            `addr_XOR: {CF, regAw} = regAr ^ op2;
        endcase

        ZF <= (regAw == 16'b0) ? 1 : 0;
    end
endmodule

module REGS (
    input clk, rwR,
    input [3:0] addrA, addrB, addrC,
    input [15:0] regAw, DtoR,
    output [15:0] regAr, regBr, DfromR
);

    reg [15:0] RegFile [7:0]; //8 16 bit registers

    assign regAr = RegFile[addrA];
    assign regBr = RegFile[addrB];
    assign DfromR = RegFile[addrC];

    always @(posedge clk)
    begin
        if (rwR) begin
```

```

        RegFile[addrA]=regAw;
        RegFile[addrC]=DtoR;
    end
end
endmodule

module EXEC (
    input clk, R, CF,
    input [15:0] DfromM, DfromR,
    output reg [15:0] addrD, DtoM, DtoR,
    output reg [15:0] op2,
    output reg [3:0] addrA, addrB, addrC, opcode,
    output reg rwR, wM
);

    localparam fetch = 0;
    localparam decode = 1;
    localparam execute = 2;
    localparam increment_PC = 3;
    localparam next = 4;

    reg [15:0] IR, PC;
    reg [2:0] S;
    reg rwRM;

    always @(posedge clk)
    begin
        if(R) begin
            S = fetch;
            rwR = 0;
            wM = 0;
            opcode = 4'b0;

            addrD = 16'b0;
            PC = 16'b0;
        end else begin
            case (S)
                fetch:
                begin
                    IR = DfromM;
                    rwR = 0;
                    wM = 0;
                    S = decode;
                    opcode = 4'b0;
                end
                decode:
                begin
                    S = execute;
                    case (IR[15:12])
                        `reg_ADD, //fallthrough
                        `reg_SUB, //fallthrough
                        `reg_AND, //fallthrough
                        `reg_OR, //fallthrough
                        `reg_XOR:
                        begin
                            addrA = IR[11:8];
                            addrB = IR[7:4];
                            rwR = 0;
                            wM = 0;
                        end
                    end
                    `addr_ADD, //fallthrough
                    `addr_SUB, //fallthrough
                    `addr_AND, //fallthrough
                    `addr_OR, //fallthrough
            endcase
        end
    end
endmodule

```

```

`addr_XOR:
begin
    addrA = IR[11:8];
    if(IR[7:0] == 8'b0) begin
        //immediate value will follow
        addrD = PC+1; //get the next line for the immediate
    end else begin
        addrD = {8'b0, IR[7:0]};
    end
    rwR = 0;
    wM = 0;
end
`JZ:
begin
    addrC = IR[11:8];
    rwR = 0;
    wM = 0;
end
`LOAD, //fallthrough
`STORE:
begin
    addrC = IR[11:8];
    addrD = {8'b0, IR[7:0]};
    rwR = 0;
    wM = 0;
end
endcase
end
execute:
begin
    S = increment_PC;
    case(IR[15:12])
        `reg_ADD, //fallthrough
        `reg_SUB, //fallthrough
        `reg_AND, //fallthrough
        `reg_OR, //fallthrough
        `reg_XOR:
        begin
            op2 = 0;
            rwR = 0;
            wM = 0;
        end
        `addr_ADD, //fallthrough
        `addr_SUB, //fallthrough
        `addr_AND, //fallthrough
        `addr_OR, //fallthrough
        `addr_XOR:
        begin
            op2 = DfromM;
            rwR = 0;
            wM = 0;
        end
        `JZ:
        begin
            if(DfromR == 16'b0) begin
                PC = PC + IR[7:0];
            end
        end
        `LOAD:
        begin
            DtoR = DfromM;
            rwR = 1;
            wM = 0;
        end
    end
end

```



```

        `STORE:
        begin
            DtoM = DfromR;
            rwR = 0;
            wM = 1;
        end
    endcase
end
increment_PC:
begin
    S = next;
    opcode = IR[15:12];
    PC = PC + 1;
    case (IR[15:12])
        `reg_ADD, //fallthrough
        `reg_SUB, //fallthrough
        `reg_AND, //fallthrough
        `reg_OR, //fallthrough
        `reg_XOR, //fallthrough
        `addr_ADD, //fallthrough
        `addr_SUB, //fallthrough
        `addr_AND, //fallthrough
        `addr_OR, //fallthrough
        `addr_XOR:
        begin
            rwR=1;
            wM=0;
        end
        `LOAD:
        begin
            rwR=0;
            wM=0;
        end
        `STORE:
        begin
            rwR=0;
            wM=1;
        end
        `JZ:
        begin
            rwR=0;
            wM=0;
        end
    endcase
end
next:
begin
    S = fetch;
    addrD = PC;
    wM = 0;
    rwR = 0;
end
endcase
end
end
endmodule

module CPU (
    input clk, R,
    input [15:0] DfromM,
    output wM,
    output [15:0] DtoM, addrD
);

```

```

wire [15:0] op2;
wire [3:0] addrA, addrB, addrC, opcode;
wire [15:0] regAr, regBr, regAw, DtoR, DfromR;
wire rwR, CF, ZF;

EXEC ex (
    .clk(clk),
    .R(R),
    .opcode(opcode),
    .CF(CF),
    .addrD(addrD),
    .DfromM(DfromM),
    .DtoM(DtoM),
    .op2(op2),
    .addrA(addrA),
    .addrB(addrB),
    .addrC(addrC),
    .DtoR(DtoR),
    .DfromR(DfromR),
    .rwR(rwR),
    .wM(wM)
);

ALU alu1 (
    .opcode(opcode),
    .regAr(regAr),
    .regBr(regBr),
    .op2(op2),
    .regAw(regAw),
    .CF(CF),
    .ZF(ZF)
);

REGS rg (
    .clk(clk),
    .rwR(rwR),
    .addrA(addrA),
    .regAr(regAr),
    .regAw(regAw),
    .addrB(addrB),
    .regBr(regBr),
    .addrC(addrC),
    .DfromR(DfromR),
    .DtoR(DtoR)
);
endmodule

module MEM (
    clk, rwM, addrM, Din, Dout
);
    parameter address_space = 16;
    parameter width = 16;

    input wire clk;
    input wire rwM;
    input wire [address_space-1:0] addrM;
    input wire [width-1:0] Din;
    output wire [width-1:0] Dout;

    reg [width-1:0] mem [(2**address_space)-1:0];

    assign Dout = mem[addrM];

    always @(posedge clk)

```

```

        begin
            if (rwM) begin
                mem[addrM]=Din;
            end
        end
    end
endmodule

module BUS (
    input io, wM, Mw,
    input [15:0] DtoM, addrD, Dout, DI, addr,
    output reg [15:0] DfromM, Din, addrM, D0,
    output reg rwM
);

    always @(io or DtoM or addrD or Dout or DI or addr or wM or Mw)
    begin
        if (io) begin
            D0 = Dout;
            Din = DI;
            addrM = addr;
            rwM = Mw;
        end else begin
            DfromM = Dout;
            Din = DtoM;
            addrM = addrD;
            rwM = wM;
        end
    end
end
endmodule

module comp001 (
    input wire clk, R, Mw,
    input io,
    input wire [15:0] addr, DI,
    output wire [15:0] D0
);

    wire wM, rwM;
    wire [15:0] DfromM, DtoM, addrD, Din, Dout, addrM;

    CPU cpu001 (
        .clk(clk),
        .R(R),
        .DfromM(DfromM),
        .addrD(addrD),
        .wM(wM),
        .DtoM(DtoM)
    );

    MEM mem001 (
        .clk(clk),
        .Din(Din),
        .Dout(Dout),
        .addrM(addrM),
        .rwM(rwM)
    );

    BUS bus001 (
        .io(io),
        .DfromM(DfromM),
        .DtoM(DtoM),
        .addrD(addrD),
        .Din(Din),
        .Dout(Dout),

```

```

        .addrM(addrM),
        .D0(D0),
        .DI(DI),
        .addr(addr),
        .wM(wM),
        .Mw(Mw),
        .rwM(rwM)
    );
Endmodule

```

The following Verilog code is the initial draft of the test bench required to simulate the 16-bit microcomputer:

```

module comp001_comptest_v_tf();

    integer i;

    parameter prog_start = 300;

    // Inputs
    reg clk;
    reg R;
    reg io;
    reg Mw;
    reg [15:0] addr;
    reg [15:0] DI;

    // Outputs
    wire [15:0] D0;

    // Bidirs
    // Instantiate the UUT
    comp001 uut (
        .clk(clk),
        .R(R),
        .io(io),
        .Mw(Mw),
        .addr(addr),
        .DI(DI),
        .D0(D0)
    );

    initial begin
        $monitor ("time=%t, clk=%b, R=%b, io=%b, Mw=%b, addr=%b, DI=%b, D0=%b", $realtime, clk,
R, io, Mw, addr, DI, D0);
    end

    initial begin
        clk = 0;
        R = 0;
        io = 0;
        Mw = 0;
        addr = 16'b0;
        DI = 16'b0;
    end

    always
        #20 clk = ~clk;

    initial begin

```

```

R = 1; // Reset high
io = 1; // Store our program in memory
addr = prog_start; // start at the beginning of program memory
#40; //full clock cycle

Mw = 1;

//*****//
//          Set all registers to 0          //
//*****//

DI = 16'b0;
addr = 20;

#40; //full clock cycle
addr = prog_start;
DI = 16'b1100000000010100; // LOAD r1, 00010100 -- r0 = 0

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1100000100010100; // LOAD r1, 00010100 -- r1 = 0

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1100001000010100; // LOAD r2, 00010100 -- r2 = 0

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1100001100010100; // LOAD r3, 00010100 -- r3 = 0

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1100010000010100; // LOAD r4, 00010100 -- r4 = 0

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1100010100010100; // LOAD r5, 00010100 -- r5 = 0

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1100011000010100; // LOAD r6, 00010100 -- r6 = 0

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1100011100010100; // LOAD r7, 00010100 -- r7 = 0

//
//start program
//

//*****//
//          Test immediate values          //
//          &                               //
//          Populate registers              //
//          Store result of each            //
//          operation in memory for         //
//          verifying result                //
//*****//
DI = 16'b0110000100000000; // ADD r1, 30
#40; //full clock cycle
addr = addr + 1;
DI = 30; // imm16

```

```

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000100110010; // STORE r1, 00110010

#40; //full clock cycle
addr = addr + 1;
DI = 16'b0110001000000000; // ADD r2, 50
#40; //full clock cycle
addr = addr + 1;
DI = 20; // imm16

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101001000110011; // STORE r2, 00110011

#40; //full clock cycle
addr = addr + 1;
DI = 16'b0110001100000000; // ADD r3, 1
#40; //full clock cycle
addr = addr + 1;
DI = 1; // imm16

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101001100110100; // STORE r3, 00110100

#40; //full clock cycle
addr = addr + 1;
DI = 16'b0110010000000000; // ADD r4, 25
#40; //full clock cycle
addr = addr + 1;
DI = 25; // imm16

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101010000110101; // STORE r4, 00110101

#40; //full clock cycle
addr = addr + 1;
DI = 16'b0111000100000000; // SUB r1, 16 -- r1 now should equal 14
#40; //full clock cycle
addr = addr + 1;
DI = 16; // imm16

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000100110111; // STORE r1, 00110111

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1000001000000000; // AND r2, 30 -- r2 now should equal 18
#40; //full clock cycle
addr = addr + 1;
DI = 30; // imm16

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101001000111000; // STORE r2, 00111000

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1001000100000000; // OR r3, 30 -- r3 should now be 31
#40; //full clock cycle

```

```

addr = addr + 1;
DI = 30; // imm16

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101001100111001; // STORE r3, 00111001

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1010000100000000; // XOR r4, imm16 --r4 should now be 6
#40; //full clock cycle
addr = addr + 1;
DI = 31; // imm16

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101010000111010; // STORE r4, 00111010

#40; //full clock cycle
addr = addr + 1;

//*****//
//          Test register values          //
//                                          //
//          Store result of each          //
//          operation in memory for        //
//          verifying result               //
//*****//

DI = 16'b000100010010ZZZZ; // ADD r1, r2 -- r1 should now be 32

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000100111011; // STORE r1, 00111011

#40; //full clock cycle
addr = addr + 1;
DI = 16'b001000010010ZZZZ; // SUB r1, r3 -- r1 should now be 1

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000100111100; // STORE r1, 00111100

#40; //full clock cycle
addr = addr + 1;
DI = 16'b001100010010ZZZZ; // AND r2, r4 -- r2 should now be 2

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101001000111101; // STORE r2, 00111101

#40; //full clock cycle
addr = addr + 1;
DI = 16'b010000010010ZZZZ; // OR r3, r1 -- r3 remains at 31

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101001100111110; // STORE r3, 00111110

#40; //full clock cycle
addr = addr + 1;
DI = 16'b010100010010ZZZZ; // XOR r4, r2 -- r4 should now be 27

#40; //full clock cycle

```

```

addr = addr + 1;
DI = 16'b1101010000111111; // STORE r4, 00111111

//*****//
//          Test LOAD and STORE          //
//*****//

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101010101000000; // STORE r5, 01000000 (to see the before value)

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000101000001; // STORE r1, 01000001    -- store r1 in memory
#40; //full clock cycle
addr = addr + 1;
DI = 16'b1100010101000001; // LOAD r5, 01000001    -- load it back, into r5

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101010101000010; // STORE r5, 01000010    -- verify result

//*****//
//          Test opcode with addr8          //
//*****//

#40; //full clock cycle
addr = addr + 1;
DI = 16'b0110000100110010; // ADD r1, [00111100]

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000101000011; // STORE r1, 01000011

#40; //full clock cycle
addr = addr + 1;
DI = 16'b0111000100110011; // SUB r1, [00111101]

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000101000100; // STORE r1, 01000100

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1000000100110100; // AND r1, [00111110]

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000101000101; // STORE r1, 01000101

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1001000100110101; // OR r1, [00111111]

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1101000101000110; // STORE r1, 01000110

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1010000100110111; // XOR r1, [00111011]

#40; //full clock cycle
addr = addr + 1;

```



```

DI = 16'b1101000101000110; // STORE r1, 01000111

#40; //full clock cycle
addr = addr + 1;
DI = 16'b1011000111110001; // JZ r1, address          Jump back 15 instructions

/* Wait for last 15 instructions to repeat */
for (i=0; i<15; i=i+1) begin
    #40;
end

Mw = 0;
io = 0;
R = 1;
#40;
R = 0;

/* Wait for instructions to be executed by computer */
for (i=0; i<60; i=i+1) begin
    #40;
end

io = 1;
addr = prog_start;

/* Read program from memory */
for (i=0; i<60; i=i+1) begin
    #40 addr = addr + 1;
end

addr = 20;
/* Read results of operations */
for (i=0; i<30; i=i+1) begin
    #40 addr = addr + 1;
end

$finish;
$stop;
end
endmodule

```

The following is the current output from the simulated 16-bit microcomputer:

time=	0,	clk=0,	R=1,	io=1,	Mw=0,	addr=00000000100101100,	DI=0000000000000000,	D0=xxxxxxxxxxxxxxxxxx
time=	20000,	clk=1,	R=1,	io=1,	Mw=0,	addr=00000000100101100,	DI=0000000000000000,	D0=xxxxxxxxxxxxxxxxxx
time=	40000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000000010100,	DI=0000000000000000,	D0=xxxxxxxxxxxxxxxxxx
time=	60000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000000010100,	DI=0000000000000000,	D0=0000000000000000
time=	80000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100101100,	DI=11000000000010100,	D0=xxxxxxxxxxxxxxxxxx
time=	100000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100101100,	DI=11000000000010100,	D0=11000000000010100
time=	120000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100101101,	DI=1100000100010100,	D0=xxxxxxxxxxxxxxxxxx
time=	140000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100101101,	DI=1100000100010100,	D0=1100000100010100
time=	160000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100101110,	DI=11000001000010100,	D0=xxxxxxxxxxxxxxxxxx
time=	180000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100101110,	DI=11000001000010100,	D0=11000001000010100
time=	200000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100101111,	DI=11000001100010100,	D0=xxxxxxxxxxxxxxxxxx
time=	220000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100101111,	DI=11000001100010100,	D0=11000001100010100
time=	240000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100110000,	DI=11000100000010100,	D0=xxxxxxxxxxxxxxxxxx
time=	260000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100110000,	DI=11000100000010100,	D0=11000100000010100
time=	280000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100110001,	DI=11000101000010100,	D0=xxxxxxxxxxxxxxxxxx
time=	300000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100110001,	DI=11000101000010100,	D0=11000101000010100
time=	320000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100110010,	DI=11000110000010100,	D0=xxxxxxxxxxxxxxxxxx
time=	340000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100110010,	DI=11000110000010100,	D0=11000110000010100
time=	360000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100110011,	DI=0110000100000000,	D0=xxxxxxxxxxxxxxxxxx
time=	380000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100110011,	DI=0110000100000000,	D0=0110000100000000
time=	400000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100110100,	DI=00000000000011110,	D0=xxxxxxxxxxxxxxxxxx
time=	420000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100110100,	DI=00000000000011110,	D0=00000000000011110
time=	440000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100110101,	DI=11010001001100101,	D0=xxxxxxxxxxxxxxxxxx
time=	460000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100110101,	DI=11010001001100101,	D0=11010001001100101
time=	480000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100110110,	DI=0110001000000000,	D0=xxxxxxxxxxxxxxxxxx
time=	500000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100110110,	DI=0110001000000000,	D0=0110001000000000
time=	520000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100110111,	DI=00000000000010100,	D0=xxxxxxxxxxxxxxxxxx
time=	540000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100110111,	DI=00000000000010100,	D0=00000000000010100
time=	560000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100111000,	DI=11010001000110011,	D0=xxxxxxxxxxxxxxxxxx
time=	580000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100111000,	DI=11010001000110011,	D0=11010001000110011
time=	600000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100111001,	DI=0110001100000000,	D0=xxxxxxxxxxxxxxxxxx
time=	620000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100111001,	DI=0110001100000000,	D0=0110001100000000
time=	640000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100111010,	DI=00000000000000001,	D0=xxxxxxxxxxxxxxxxxx
time=	660000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000100111010,	DI=00000000000000001,	D0=00000000000000001
time=	680000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000100111011,	DI=11010001100110100,	D0=xxxxxxxxxxxxxxxxxx
time=								

time=	1220000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101001000,	DI=1010000100000000,	D0=1010000100000000
time=	1240000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101001001,	DI=0000000000001111,	D0=xxxxxxxxxxxxxxxxxx
time=	1260000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101001001,	DI=0000000000001111,	D0=0000000000001111
time=	1280000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101001010,	DI=1101010000111010,	D0=xxxxxxxxxxxxxxxxxx
time=	1300000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101001010,	DI=1101010000111010,	D0=1101010000111010
time=	1320000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101001011,	DI=000100010010zzzz,	D0=xxxxxxxxxxxxxxxxxx
time=	1340000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101001011,	DI=000100010010zzzz,	D0=000100010010zzzz
time=	1360000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101001100,	DI=1101000100111011,	D0=xxxxxxxxxxxxxxxxxx
time=	1380000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101001100,	DI=1101000100111011,	D0=1101000100111011
time=	1400000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101001101,	DI=001000010010zzzz,	D0=xxxxxxxxxxxxxxxxxx
time=	1420000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101001101,	DI=001000010010zzzz,	D0=001000010010zzzz
time=	1440000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101001110,	DI=1101000100111100,	D0=xxxxxxxxxxxxxxxxxx
time=	1460000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101001110,	DI=1101000100111100,	D0=1101000100111100
time=	1480000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101001111,	DI=001100010010zzzz,	D0=xxxxxxxxxxxxxxxxxx
time=	1500000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101001111,	DI=001100010010zzzz,	D0=001100010010zzzz
time=	1520000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101010000,	DI=1101001000111101,	D0=xxxxxxxxxxxxxxxxxx
time=	1540000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101010000,	DI=1101001000111101,	D0=1101001000111101
time=	1560000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101010001,	DI=010000010010zzzz,	D0=xxxxxxxxxxxxxxxxxx
time=	1580000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101010001,	DI=010000010010zzzz,	D0=010000010010zzzz
time=	1600000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101010010,	DI=1101001100111110,	D0=xxxxxxxxxxxxxxxxxx
time=	1620000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101010010,	DI=1101001100111110,	D0=1101001100111110
time=	1640000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101010011,	DI=010100010010zzzz,	D0=xxxxxxxxxxxxxxxxxx
time=	1660000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101010011,	DI=010100010010zzzz,	D0=010100010010zzzz
time=	1680000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101010100,	DI=1101010000111111,	D0=xxxxxxxxxxxxxxxxxx
time=	1700000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101010100,	DI=1101010000111111,	D0=1101010000111111
time=	1720000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101010101,	DI=1101010101000000,	D0=xxxxxxxxxxxxxxxxxx
time=	1740000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101010101,	DI=1101010101000000,	D0=1101010101000000
time=	1760000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101010110,	DI=1101000101000001,	D0=xxxxxxxxxxxxxxxxxx
time=	1780000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101010110,	DI=1101000101000001,	D0=1101000101000001
time=	1800000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101010111,	DI=1100010101000001,	D0=xxxxxxxxxxxxxxxxxx
time=	1820000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101010111,	DI=1100010101000001,	D0=1100010101000001
time=	1840000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101011000,	DI=1101010101000010,	D0=xxxxxxxxxxxxxxxxxx
time=	1860000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101011000,	DI=1101010101000010,	D0=1101010101000010
time=	1880000,	clk=0,	R=1,	io=1,	Mw=1,	addr=00000000101011001,	DI=0110000100110010,	D0=xxxxxxxxxxxxxxxxxx
time=	1900000,	clk=1,	R=1,	io=1,	Mw=1,	addr=00000000101011001,	DI=0110000100110010,	D0=0110000100110010
time								

[illegible]

[illegible]

[illegible]



[illegible]