577

Note:

4.4 Pin muxing

Table 12 defines the pin list and muxing for this device.

Each entry of *Table 12* shows all the possible configurations for each pin, via the alternate functions. The default function assigned to each pin after reset is indicated by ALTO.

Pins labeled "NC" are to be left unconnected. Any connection to an external circuit or voltage may cause unpredictable device

behavior or damage.

Pins labeled "Reserved" are to be tied to ground. Not doing so may cause unpredictable device behavior.

Table 12. Pin muxing

Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull config during		ad ed ⁽¹⁾		Pin #		
name	FOR	reliplieral	output function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144	257 pkg	
					Port A								
		SIUL	GPIO[0]	ALT0	GPIO[0]	_							
A[0]	DCD[0]	eTimer_0	ETC[0]	ALT1	ETC[0]	PSMI[35]; PADSEL=0		M	S	51	73	T14	
A[0]	A[0] PCR[0]	DSPI_2	SCK	ALT2	SCK	PSMI[1]; PADSEL=0	_		IVI	3	51	73	114
		SIUL	_	_	EIRQ[0]	_					73		
		SIUL	GPIO[1]	ALT0	GPIO[1]	_							
A[1]	A[1] PCR[1]	eTimer_0	ETC[1]	ALT1	ETC[1]	PSMI[36]; PADSEL=0	_	М	S	52	74	R14	
		DSPI_2	SOUT	ALT2	_	_							
		SIUL	_		EIRQ[1]	_							

DocID15265 Rev 13

Table	12 .	Pin	muxing ((continued)	
-------	-------------	-----	----------	-------------	--

Port	PCR	Peripheral	Peripheral	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during	Pa spe	ad ed ⁽¹⁾		Pin#	
name	FOR	renphera	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg		
		SIUL	GPIO[2]	ALT0	GPIO[2]	_								
		eTimer_0	ETC[2]	ALT1	ETC[2]	PSMI[37]; PADSEL=0								
A[2]	PCR[2]	FlexPWM_0	A[3]	ALT3	A[3]	PSMI[23]; PADSEL=0	Pull down	М	S	57		N16		
		DSPI_2	_	_	SIN	PSMI[2]; PADSEL=0								
		MC_RGM	_	_	ABS[0]	_								
		SIUL	_	_	EIRQ[2]	_								
		SIUL	GPIO[3]	ALT0	GPIO[3]	_								
		eTimer_0	ETC[3]	ALT1	ETC[3]	PSMI[38]; PADSEL=0								
A[3]	PCR[3]	DSPI_2	CS0	ALT2	CS0	PSMI[3]; PADSEL=0	Pull down	М	S	64	92	K17		
		FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=0	;							
		MC_RGM	_	_	ABS[2]	_					pkg 84			
		SIUL	_	_	EIRQ[3]	_								

112

				Table 12. P	in muxing (co	ntinued)						
Port	PCR	Dorinhorol	Alternate	Output	Input	Input mux	Weak pull	Pad speed ⁽¹⁾		Pin #		
name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	GPIO[4]	ALT0	GPIO[4]	_						
		eTimer_1	ETC[0]	ALT1	ETC[0]	PSMI[9]; PADSEL=0						
A[4]	PCR[4]	DSPI_2	CS1	ALT2	_	_	Pull down	М	S	75	100	C16
A[4]	POR[4]	eTimer_0	ETC[4]	ALT3	ETC[4]	PSMI[7]; PADSEL=0	- Full down	IVI	3	75	100	C16
		MC_RGM	_	_	FAB	_						
		SIUL	_	_	EIRQ[4]	_						
		SIUL	GPIO[5]	ALT0	GPIO[5]	_						
		DSPI_1	CS0	ALT1	CS0	_						
A[5]	PCR[5]	eTimer_1	ETC[5]	ALT2	ETC[5]	PSMI[14]; PADSEL=0	_	М	S	8	14	H4
		DSPI_0	CS7	ALT3	_	_						
		SIUL	_	_	EIRQ[5]	_					144 pkg	
		SIUL	GPIO[6]	ALT0	GPIO[6]	_						
A[6]	PCR[6]	DSPI_1	SCK	ALT1	SCK	_	_	М	S	2	2	G4
		SIUL	_	_	EIRQ[6]	_						
		SIUL	GPIO[7]	ALT0	GPIO[7]	_						
A[7]	PCR[7]	DSPI_1	SOUT	ALT1	_	_	_	М	S	4	10	F3
		SIUL	_	_	EIRQ[7]	_						
_		SIUL	GPIO[8]	ALT0	GPIO[8]	_						
A[8]	PCR[8]	DSPI_1	_	_	SIN	_	_	М	S	6	12	F4
		SIUL	_	_	EIRQ[8]	_]					

				Table 12. P	in muxing (co	ntinued)						
Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during		ad ed ⁽¹⁾		Pin#	
name	POR	renpheral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	GPIO[9]	ALT0	GPIO[9]	_						
		DSPI_2	CS1	ALT1	_	_						
A[9]	PCR[9]	FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=1	_	М	S	94	134	B6
		FlexPWM_0	_	_	FAULT[0]	PSMI[16]; PADSEL=0						
		SIUL	GPIO[10]	ALT0	GPIO[10]	_						
		DSPI_2	CS0	ALT1	CS0	PSMI[3]; PADSEL=1						
A[10]	PCR[10]	FlexPWM_0	B[0]	ALT2	B[0]	PSMI[24]; PADSEL=0	_	М	S	81	118	A13
		FlexPWM_0	X[2]	ALT3	X[2]	PSMI[29]; PADSEL=0						
		SIUL		_	EIRQ[9]	_						
		SIUL	GPIO[11]	ALT0	GPIO[11]	_						
		DSPI_2	SCK	ALT1	SCK	PSMI[1]; PADSEL=1						
A[11]	PCR[11]	FlexPWM_0	A[0]	ALT2	A[0]	PSMI[20]; PADSEL=0	_	М	S	82	120	D11
		FlexPWM_0	A[2]	ALT3	A[2]	PSMI[22]; PADSEL=0						

EIRQ[10]



SIUL



				Table 12. P	in muxing (co	ntinued)						
Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during	Pad speed ⁽¹⁾		Pin #		
name	FOR	reliplieral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	GPIO[12]	ALT0	GPIO[12]	_						
		DSPI_2	SOUT	ALT1	_	_						
A[12]	PCR[12]	FlexPWM_0	A[2]	ALT2	A[2]	PSMI[22]; PADSEL=1	_	М	S	83	122	A10
		FlexPWM_0	B[2]	ALT3	B[2]	PSMI[26]; PADSEL=0						
		SIUL	_	_	EIRQ[11]	_						
		SIUL	GPIO[13]	ALT0	GPIO[13]	_						
		FlexPWM_0	B[2]	ALT2	B[2]	PSMI[26]; PADSEL=1						
A[13]	PCR[13]	DSPI_2	_	_	SIN	PSMI[2]; PADSEL=1	_	М	S	95	136	C6
		FlexPWM_0	_	_	FAULT[0]	PSMI[16]; PADSEL=1						
		SIUL	_	_	EIRQ[12]	_						
		SIUL	GPIO[14]	ALT0	GPIO[14]	_						
		FlexCAN_1	TXD	ALT1	_	_	1					
A[14]	PCR[14]	eTimer_1	ETC[4]	ALT2	ETC[4]	PSMI[13]; PADSEL=0	_	М	S	99	143	B4
		SIUL	_	_	EIRQ[13]	_						

Table	12.	Pin	muxing	(continued)
-------	-----	-----	--------	-------------

Port	PCR	PC:R	I PCR	CR Peripheral	Alternate	Output	Input	Input mux	Weak pull config during		ad ed ⁽¹⁾		Pin #	
name	PCR	Peripheral	output function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg		
		SIUL	GPIO[15]	ALT0	GPIO[15]	_								
		eTimer_1	ETC[5]	ALT2	ETC[5]	PSMI[14]; PADSEL=1								
A[15]	PCR[15]	FlexCAN_1	1		RXD	PSMI[34]; PADSEL=0	_	М	S	100	144	D3		
		FlexCAN_0	_	_	RXD	PSMI[33]; PADSEL=0								
		SIUL		_	EIRQ[14]	_								
					Port B									
		SIUL	GPIO[16]	ALT0	GPIO[16]	_								
		FlexCAN_0	TXD	ALT1	_	_								
B[0]	PCR[16]	eTimer_1	ETC[2]	ALT2	ETC[2]	PSMI[11]; PADSEL=0	_	М	S	76	109	B15		
		SSCM	DEBUG[0]	ALT3	_	_								
		SIUL	_	_	EIRQ[15]	_					109			
		SIUL	GPIO[17]	ALT0	GPIO[17]	_								
		eTimer_1	ETC[3]	ALT2	ETC[3]	PSMI[12]; PADSEL=0								
		SSCM	DEBUG[1]	ALT3	_	_								
B[1]	PCR[17]	FlexCAN_0	_	_	RXD	PSMI[33]; PADSEL=1	=1 	М	S	77	110	C14		
		FlexCAN_1	_	_	RXD	PSMI[34]; PADSEL=1								
		SIUL	_	_	EIRQ[16]	_								

•

Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull config during	Pa spe	ad ed ⁽¹⁾		Pin#	
name	POR	renpheral	output function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	GPIO[18]	ALT0	GPIO[18]	_						
B[2]	PCR[18]	LINFlexD_0	TXD	ALT1	_	_		М	S	79	114	A14
D[Z]	POR[10]	SSCM	DEBUG[2]	ALT3	_	_	_	IVI	3	79	114	A14
		SIUL	_	_	EIRQ[17]	_						
		SIUL	GPIO[19]	ALT0	GPIO[19]	_						
B[3]	PCR[19]	SSCM	DEBUG[3]	ALT3	_	_	_	М	S	80	116	B13
		LINFlexD_0	_	_	RXD	PSMI[31]; PADSEL=0						
B[4] ⁽²⁾	PCR[20]	SIUL	GPIO[20]	ALT0	GPIO[20]	_		F	S	61	89	L17
D[4]`	P C N [20]	JTAGC	TDO	ALT1		_	_	F	3	01	5	LIT
B[5]	PCR[21]	SIUL	GPIO[21]	ALT0	GPIO[21]	_	Pull up	М	S	58	86	M15
D[J]	FUN[21]	JTAGC			TDI	_	Full up	IVI	3	56	80	IVITO
		SIUL	GPIO[22]	ALT0	GPIO[22]	_						
B[6]	PCR[22]	MC_CGM	clk_out	ALT1	1	_		F	S	96	138	В3
D[O]	r Ort[22]	DSPI_2	CS2	ALT2	1	_	_	'	3	30	130	53
		SIUL	1		EIRQ[18]	_						
		SIUL	_	ALT0	GPI[23]	_						
B[7]	PCR[23]	LINFlexD_0	_	_	RXD	PSMI[31]; PADSEL=1	_	_	_	30	43	R5
		ADC_0	_	_	AN[0] ⁽³⁾	_						

				Table 12. P	in muxing (co	ntinued)						
Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during		ad ed ⁽¹⁾		Pin#	
name	POR	reliplierai	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	_	ALT0	GPI[24]	_						
B[8]	PCR[24]	eTimer_0	_	_	ETC[5]	PSMI[8]; PADSEL=2	_	_	_	31	47	P7
		ADC_0	_	_	AN[1] ⁽³⁾	_						
		SIUL	_	ALT0	GPI[25]	_						
B[9]	PCR[25]	ADC_0 ADC_1	_	_	AN[11] ⁽³⁾	_	_		_	35	52	U7
		SIUL	_	ALT0	GPI[26]	_						
B[10]	PCR[26]	ADC_0 ADC_1	_	_	AN[12] ⁽³⁾	_	_		_	36	53	R8
		SIUL	_	ALT0	GPI[27]	_						
B[11]	PCR[27]	ADC_0 ADC_1	_	_	AN[13] ⁽³⁾	_	_	_	_	37	54	T8
		SIUL	_	ALT0	GPI[28]	_						
B[12]	PCR[28]	ADC_0 ADC_1	_	_	AN[14] ⁽³⁾	_	_	_	_	38	55	U8
		SIUL	_	ALT0	GPI[29]	_						
B[13]	PCR[29]	LINFlexD_1	_	_	RXD	PSMI[32]; PADSEL=0	_	_	_	43	60	R10
		ADC_1	_	_	AN[0] ⁽³⁾	_						



1

Table 12. Pin muxing (continued)													
Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull config during		ad ed ⁽¹⁾		Pin #		
name	POR	renpheral	output function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg	
		SIUL	_	ALT0	GPI[30]	_							
B[14]	PCR[30]	eTimer_0	_	_	ETC[4]	PSMI[7]; PADSEL=2	_	_	_	44	64	P11	
		SIUL	_	_	EIRQ[19]	_							
		ADC_1	_	_	AN[1] ⁽³⁾	_							
		SIUL	_	ALT0	GPI[31]	_							
B[15]	PCR[31]	SIUL	_	_	EIRQ[20]	_		_	_	_	62	R11	
		ADC_1	_	_	AN[2] ⁽³⁾	_							
					Port C								
C[0]	PCR[32]	SIUL	_	ALT0	GPI[32]	_				45	66	R12	
O[O]	1 01([02]	ADC_1	_	_	AN[3] ⁽³⁾	_				70	00	1112	
C[1]	PCR[33]	SIUL	_	ALT0	GPI[33]	_					41	T4	
O[1]	T CIN[33]	ADC_0	_	_	AN[2] ⁽³⁾	_					41	14	
C[2]	PCR[34]	SIUL	_	ALT0	GPI[34]	_					45	U5	
0[2]	FUN[34]	ADC_0	_	_	AN[3] ⁽³⁾	_	_				45	03	
		SIUL	GPIO[36]	ALT0	GPIO[36]	_							
		DSPI_0	CS0	ALT1	CS0	_							
C[4]	PCR[36]	FlexPWM_0	X[1]	ALT2	X[1]	PSMI[28]; PADSEL=0	_	M S	S	5	11	НЗ	
		SSCM	DEBUG[4]	ALT3	_	_	1						
		SIUL	_	_	EIRQ[22]	_							

Table	12.	Pin	muxing	(continued)
-------	-----	-----	--------	-------------

Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during	Pa spe	ad ed ⁽¹⁾		Pin #	
name	FOR	reliplieral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	GPIO[37]	ALT0	GPIO[37]	_						
		DSPI_0	SCK	ALT1	SCK	_						
C[5]	PCR[37]	SSCM	DEBUG[5]	ALT3	_	_	_	М	S	7	13	G3
		FlexPWM_0		_	FAULT[3]	PSMI[19]; PADSEL=0						
		SIUL	_	_	EIRQ[23]	_						
		SIUL	GPIO[38]	ALT0	GPIO[38]	_						
		DSPI_0	SOUT	ALT1	_	_		M				
C[6]	PCR[38]	FlexPWM_0	B[1]	ALT2	B[1]	PSMI[25]; PADSEL=0	_		S	98	142	D4
		SSCM	DEBUG[6]	ALT3	_	_						
		SIUL	_	_	EIRQ[24]	_						
		SIUL	GPIO[39]	ALT0	GPIO[39]	_						
C[7]	PCR[39]	FlexPWM_0	A[1]	ALT2	A[1]	PSMI[21]; PADSEL=0		М	S	9	15	K4
		SSCM	DEBUG[7]	ALT3	_	_						
		DSPI_0	_	_	SIN	_						
		SIUL	GPIO[42]	ALT0	GPIO[42]	_						
		DSPI_2	CS2	ALT1		_						
C[10]	PCR[42]	FlexPWM_0	A[3]	ALT3	A[3]	PSMI[23]; PADSEL=1	_	— М	S	78	111	A15
		FlexPWM_0	_	_	FAULT[1]	PSMI[17]; PADSEL=0	:					

103

72

E15

(27)	
	۱

	Table 12. Pin muxing (continued)													
Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during	Pa spec		Pin #				
name	PGK	renpheral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg		
		SIUL	GPIO[43]	ALT0	GPIO[43]	_								
C[11]	PCR[43]	eTimer_0	ETC[4]	ALT1	ETC[4]	PSMI[7]; PADSEL=1	_	М	S	55	80	M14		
		DSPI_2	CS2	ALT2	_	_								
C[12]	PCR[44]	SIUL	GPIO[44]	ALT0	GPIO[44]	_								
		eTimer_0	ETC[5]	ALT1	ETC[5]	PSMI[8]; PADSEL=0	_	М	S	56	82	N15		
		DSPI_2	CS3	ALT2	_	_								
		SIUL	GPIO[45]	ALT0	GPIO[45]	_								
		eTimer_1	ETC[1]	ALT1	ETC[1]	PSMI[10]; PADSEL=0								
C[13]	PCR[45]	CTU_0	_	_	EXT_IN	PSMI[0]; PADSEL=0	_	М	S	71	101	F15		
		FlexPWM_0	_	_	EXT_SYNC	PSMI[15]; PADSEL=0								
SIUL		GPIO[46]	ALT0	GPIO[46]	_									

ETC[2]

PSMI[11]; PADSEL=1

М

C[14]

PCR[46]

eTimer_1

CTU_0

ETC[2]

EXT_TGR

ALT1

ALT2

E3

Signal Description

5	Table 12. Pin muxing (continued)													
150/1454	Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during		ad ed ⁽¹⁾		Pin#		
	name	POR	reliplieral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg	
			SIUL	GPIO[47]	ALT0	GPIO[47]	_							
			FlexRay	CA_TR_EN	ALT1	_	_			ļ				
			eTimer_1	ETC[0]	ALT2	ETC[0]	PSMI[9]; PADSEL=1							
	C[15]	PCR[47]	FlexPWM_0	A[1]	ALT3	A[1]	PSMI[21]; PADSEL=1	_	SYM	S	85	124	A8	
			CTU_0	_	_	EXT_IN	PSMI[0]; PADSEL=1							
DocID15265 Rev 13			FlexPWM_0	_	_	EXT_SYNC	PSMI[15]; PADSEL=1							
5265						Port D								
Re			SIUL	GPIO[48]	ALT0	GPIO[48]	_							
v 13			FlexRay	CA_TX	ALT1	_	_							
	D[0]	PCR[48]	eTimer_1	ETC[1]	ALT2	ETC[1]	PSMI[10]; PADSEL=1	_	SYM	S	86	125	B8	
			FlexPWM_0	B[1]	ALT3	B[1]	PSMI[25]; PADSEL=1							
			SIUL	GPIO[49]	ALT0	GPIO[49]	_							
	1	1						7	1	1	1		1	

PSMI[11]; PADSEL=2

М

S



eTimer_1

CTU_0

FlexRay

PCR[49]

D[1]

ETC[2]

EXT_TGR

ALT2

ALT3

ETC[2]

CA_RX

3 //	1
-------------	---

Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull config during	Pa spe	ad ed ⁽¹⁾		Pin#	
name	PCR	reripheral	output function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	GPIO[50]	ALT0	GPIO[50]	_						
D[2]	PCR[50]	eTimer_1	ETC[3]	ALT2	ETC[3]	PSMI[12]; PADSEL=1		M	S		140	C5
ا		FlexPWM_0	X[3]	ALT3	X[3]	PSMI[30]; PADSEL=0		IVI	5		140	0.5
		FlexRay	_	_	CB_RX	_						
	PCR[51]	SIUL	GPIO[51]	ALT0	GPIO[51]	_		SYM				
		FlexRay	CB_TX	ALT1	_	_						
D[3]		eTimer_1	ETC[4]	ALT2	ETC[4]	PSMI[13]; PADSEL=1	_		S	89	128	A7
		FlexPWM_0	A[3]	ALT3	A[3]	PSMI[23]; PADSEL=2						
		SIUL	GPIO[52]	ALT0	GPIO[52]	_						
		FlexRay	CB_TR_EN	ALT1	_	_						
D[4]	PCR[52]	eTimer_1	ETC[5]	ALT2	ETC[5]	PSMI[14]; PADSEL=2	_	SYM	S	90	129	В7
		FlexPWM_0	B[3]	ALT3	B[3]	PSMI[27]; PADSEL=2						
		SIUL	GPIO[53]	ALT0	GPIO[53]	_						
D[5]	PCR[53]	DSPI_0	CS3	ALT1		_	_	М	S	22	33	N3
-[-]	PCR[53]	FlexPWM_0	_	_	FAULT[2]	PSMI[18]; PADSEL=0						

Table	12. Pi	n muxina	(continued)
			(00::::::::::::::::::::::::::::::::::::

Port	PCR	Davimbaral	Alternate	Output	Input	Input mux	Weak pull	Pa spe	ad ed ⁽¹⁾		Pin#	
name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	GPIO[54]	ALT0	GPIO[54]	_						
	PCR[54]	DSPI_0	CS2	ALT1	_	_						
D[6]		FlexPWM_0	X[3]	ALT3	X[3]	PSMI[30]; PADSEL=1	_	М	s	23	34	P3
		FlexPWM_0	_	_	FAULT[1]	PSMI[17]; PADSEL=1						
		SIUL	GPIO[55]	ALT0	GPIO[55]	_						
DIZI	PCR[55]	DSPI_1	CS3	ALT1	_	_		М	S	26	37	R4
D[7]	1 01(00)	DSPI_0	CS4	ALT3	_	_	_	IVI	3	20	31	K4
		SWG	analog output	_	_	_						
		SIUL	GPIO[56]	ALT0	GPIO[56]	_						
		DSPI_1	CS2	ALT1		_						
D[8]	PCR[56]	eTimer_1	ETC[4]	ALT2	ETC[4]	PSMI[13]; PADSEL=2	_	М	S	21	32	М3
		DSPI_0	CS5	ALT3	_	_						
		FlexPWM_0	_	_	FAULT[3]	PSMI[19]; PADSEL=1						
		SIUL	GPIO[57]	ALT0	GPIO[57]	_						
D[9]	PCR[57]	FlexPWM_0	X[0]	ALT1	X[0]	_	_	М	S	15	26	L3
		LINFlexD_1	TXD	ALT2		_						



32

49

U6

					Table 12. P	in muxing (co	ntinued)						
*	Port	PCR	Davimbaral	Alternate	Output	Input	Input mux	Weak pull	Pa spe	ad ed ⁽¹⁾		Pin#	
	name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
			SIUL	GPIO[58]	ALT0	GPIO[58]	_						
	D[10]	PCR[58]	FlexPWM_0	A[0]	ALT1	A[0]	PSMI[20]; PADSEL=1	_	М	S	53	76	T15
			eTimer_0	_	_	ETC[0]	PSMI[35]; PADSEL=1						
DocID15265 Rev 13			SIUL	GPIO[59]	ALT0	GPIO[59]	_						
	D[11]	PCR[59]	FlexPWM_0	B[0]	ALT1	B[0]	PSMI[24]; PADSEL=1	_	М	S	54	78	R16
			eTimer_0	_	_	ETC[1]	PSMI[36]; PADSEL=1						
5265	D[12]		SIUL	GPIO[60]	ALT0	GPIO[60]							
Rev 1		PCR[60]	FlexPWM_0	X[1]	ALT1	X[1]	PSMI[28]; PADSEL=1	_	М	S	70	99	G14
ω			LINFlexD_1	_	_	RXD	PSMI[32]; PADSEL=1						
			SIUL	GPIO[62]	ALT0	GPIO[62]	_						
	D[14]	PCR[62]	FlexPWM_0	B[1]	ALT1	B[1]	PSMI[25]; PADSEL=2	_	М	S	73	105	D16
			eTimer_0	_	_	ETC[3]	PSMI[38]; PADSEL=1		_				
						Port E							
	E[0]	PCR[64]	SIUL	_	ALT0	GPI[64]	_				46	68	T13
	ــــــــــــــــــــــــــــــــــــــ	PCR[64]	ADC_1	_	_	AN[5] ⁽³⁾	_				70	00	110

ALT0

GPI[66]

AN[5]⁽³⁾

E[2]

PCR[66]

SIUL

ADC_0

Table 12. I	Pin	muxing	(co	ntinued)

Port	PCR	Peripheral	Alternate	Output	Input	Input mux	Weak pull config during		ad ed ⁽¹⁾		Pin#	
name	PCR	reripheral	output function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
E[4]	PCR[68]	SIUL	_	ALT0	GPI[68]	_					42	U4
L[4]	r Cit[00]	ADC_0	1		AN[7] ⁽³⁾	_					42	04
E[5]	PCR[69]	SIUL		ALT0	GPI[69]	_					44	T5
	FCK[09]	ADC_0			AN[8] ⁽³⁾	_	_			_	44	15
E[6]	PCR[70]	SIUL	_	ALT0	GPI[70]	_					46	R6
[ا	PCK[/U]	ADC_0	_	_	AN[4] ⁽³⁾	_	_		_	_	40	KO
E[7]	PCR[71]	SIUL		ALT0	GPI[71]	_					48	Т6
[[/]	FCK[/ I]	ADC_0	_	_	AN[6] ⁽³⁾	_	_			_	40	10
E[9]	PCR[73]	SIUL	_	ALT0	GPI[73]	_					61	T10
[a]		ADC_1	_	_	AN[7] ⁽³⁾	_	_			_	01	110
E[10]	PCR[74]	SIUL	_	ALT0	GPI[74]	_				_	63	T11
	PUR[/4]	ADC_1	_	_	AN[8] ⁽³⁾	_	_	_	_	_	03	1 111
E[11]	PCR[75]	SIUL	_	ALT0	GPI[75]	_				_	65	U11
	FUN[75]	ADC_1	_	_	AN[4] ⁽³⁾	_	_			_	05	011
E[12]	PCR[76]	SIUL	_	ALT0	GPI[76]	_					67	T12
	FCK[70]	ADC_1	_	_	AN[6] ⁽³⁾	_	_			_	01	112
		SIUL	GPIO[77]	ALT0	GPIO[77]	_						
E[13]	PCR[77]	eTimer_0	ETC[5]	ALT1	ETC[5]	PSMI[8]; PADSEL=1	_	М	S	_	117	D12
		DSPI_2	CS3	ALT2	_	_						
		SIUL	_	_	EIRQ[25]	_						



Table 12. Pin muxing (continued)													
Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during	Pa spe	ad ed ⁽¹⁾	Pin #			
name	POR	renpheral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg	
		SIUL	GPIO[78]	ALT0	GPIO[78]	_							
E[14]	PCR[78]	eTimer_1	ETC[5]	ALT1	ETC[5]	PSMI[14]; PADSEL=3	_	М	S	_	119	B12	
		SIUL	_	_	EIRQ[26]	_							
		SIUL	GPIO[79]	ALT0	GPIO[79]	_							
E[15]	PCR[79]	DSPI_0	CS1	ALT1	_	_	_	М	S	_	121	B11	
		SIUL		_	EIRQ[27]	_							
	Port F												
	PCR[80]	SIUL	GPIO[80]	ALT0	GPIO[80]	_							
F[0]		FlexPWM_0	A[1]	ALT1	A[1]	PSMI[21]; PADSEL=2		М	S		133	D7	
F[0]		eTimer_0	_	_	ETC[2]	PSMI[37]; PADSEL=1	_		3	_	133	D7	
		SIUL	_	_	EIRQ[28]	_							
F[3]	PCR[83]	SIUL	GPIO[83]	ALT0	GPIO[83]	_		М	S		139	B5	
1 [5]	r Cit[03]	DSPI_0	CS6	ALT1		_		IVI	3		139	D3	
F[4]	PCR[84]	SIUL	GPIO[84]	ALT0	GPIO[84]	_		F	S		4	D2	
F[4]	FCK[04]	NPC	MDO[3]	ALT2		_	_	Г	3		4	DZ	
F[5]	PCR[85]	SIUL	GPIO[85]	ALT0	GPIO[85]	_		F	S		5	D1	
ا ا	i Onlog	NPC	MDO[2]	ALT2		_		F	٥		5	וט	
F[6]	PCR[86]	SIUL	GPIO[86]	ALT0	GPIO[86]	_			F	S		8	E2
۱۰[۵]	1 Cit[00]	NPC	MDO[1]	ALT2	_	_		ı	3		J	LZ	

Table 12. Pin	muxing	(continued)
---------------	--------	-------------

Port	PCR	Davimbaral	Alternate	Output	Input	Input mux	Weak pull	Pad speed ⁽¹⁾		Pin#			
name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg	
F[7]	PCR[87]	SIUL	GPIO[87]	ALT0	GPIO[87]	_		F	S	_	19	J1	
[[,]	FCK[07]	NPC	MCKO	ALT2	_	_	_		3		19	31	
F[8]	PCR[88]	SIUL	GPIO[88]	ALT0	GPIO[88]	_		F	S		20	K2	
r[o]	PCR[00]	NPC	MSEO[1]	ALT2	_	_	_	F	3	_	20	NZ	
E[O]	PCR[89]	SIUL	GPIO[89]	ALT0	GPIO[89]	_			F	S		23	K1
F[9]	PCR[09]	NPC	MSEO[0]	ALT2	_	_	_	F	3	_	23	N I	
E[40]	PCR[90]	SIUL	GPIO[90]	ALT0	GPIO[90]	_		F	S		24	L1	
F[10]	PCR[90]	NPC	EVTO	ALT2	_	_	_	F	3	_	24	LI	
F[44]	PCR[91]	SIUL	GPIO[91]	ALT0	GPIO[91]	_		М	S		25	L2	
F[11]		NPC	_	ALT2	EVTI	_	_	IVI	3	_	25	LZ	
		SIUL	GPIO[92]	ALT0	GPIO[92]	_							
F[12]	PCR[92]	eTimer_1	ETC[3]	ALT1	ETC[3]	PSMI[12]; PADSEL=2	_	М	S	_	106	C17	
		SIUL	_	_	EIRQ[30]	_							
		SIUL	GPIO[93]	ALT0	GPIO[93]	_							
F[13]	PCR[93]	eTimer_1	ETC[4]	ALT1	ETC[4]	PSMI[13]; PADSEL=3	_	М	S	_	112	B14	
		SIUL	_	_	EIRQ[31]	_							
E[4.4]	DCD[04]	SIUL	GPIO[94]	ALT0	GPIO[94]	_		М	S		115	C13	
F[14]	PCR[94]	LINFlexD_1	TXD	ALT1	_	_		IVI	3	_	115	U13	
		SIUL	GPIO[95]	ALT0	GPIO[95]	_							
F[15]	PCR[95]	LINFlexD_1	_	_	RXD	PSMI[32]; PADSEL=2	_	М	S	_	113	D13	

Σ		
	M	
	1	

Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during	Pa spe	Pad speed ⁽¹⁾		Pin #	
name	PCR	renpheral	function	mux sel functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg	
					FCCU							
FCCU_ F[0]	_	FCCU	F[0]	ALT0		_	_	S	S	27	38	R2
FCCU_ F[1]	_	FCCU	F[1]	ALT0	_	_	_	S	S	97	141	C4
					Port G							
		SIUL	GPIO[98]	ALT0	GPIO[98]	_						
G[2]	PCR[98]	FlexPWM_0	X[2]	ALT1	X[2]	PSMI[29]; PADSEL=1	_	М	s	_	102	E16
		DSPI_1	CS1	ALT2	_	_						
	PCR[99]	SIUL	GPIO[99]	ALT0	GPIO[99]	_						
G[3]		FlexPWM_0	A[2]	ALT1	A[2]	PSMI[22]; PADSEL=2	_	М	S	_	104	D17
		eTimer_0	_	_	ETC[4]	PSMI[7]; PADSEL=3						
		SIUL	GPIO[100]	ALT0	GPIO[100]	_						
G[4]	PCR[100]	FlexPWM_0	B[2]	ALT1	B[2]	PSMI[26]; PADSEL=2	_	М	S	_	100	F17
		eTimer_0	_	_	ETC[5]	PSMI[8]; PADSEL=3						
		SIUL	GPIO[101]	ALT0	GPIO[101]	_						
G[5]	PCR[101]	FlexPWM_0	X[3]	ALT1	X[3]	PSMI[30]; PADSEL=2		S	_	85	N17	
		DSPI_2	CS3	ALT2	_	_						

Table	12.	Pin	muxing	(continued)
-------	-----	-----	--------	-------------

Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull config during		ad ed ⁽¹⁾		Pin #	
name	FCK	renpheral	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
		SIUL	GPIO[102]	ALT0	GPIO[102]	_						
G[6]	PCR[102]	FlexPWM_0	A[3]	ALT1	A[3]	PSMI[23]; PADSEL=3	_	M	S	_	98	G17
		SIUL	GPIO[103]	ALT0	GPIO[103]							
G[7]	PCR[103]	FlexPWM_0	B[3]	ALT1	B[3]	PSMI[27]; PADSEL=3	_	M	S	_	83	P17
		SIUL	GPIO[104]	ALT0	GPIO[104]	_						
	PCR[104]	FlexRay	DBG0	ALT1	_	_						
G[8]		DSPI_0	CS1	ALT2	_	_	_	М	S	_	81	P16
		FlexPWM_0	_	_	FAULT[0]	PSMI[16]; PADSEL=2						
		SIUL	_	_	EIRQ[21]	_						
		SIUL	GPIO[105]	ALT0	GPIO[105]	_						
		FlexRay	DBG1	ALT1		_						
G[9]	PCR[105]	DSPI_1	CS1	ALT2	1	_	_	М	S	_	79	R17
	, ,	FlexPWM_0			FAULT[1]	PSMI[17]; PADSEL=2						
		SIUL	_	_	EIRQ[29]	_						
		SIUL	GPIO[106]	ALT0	GPIO[106]	_						
		FlexRay	DBG2	ALT1		_						
G[10]	PCR[106]	DSPI_2	CS3	ALT2		_		М	S	_	77	P15
		FlexPWM_0	_	_	FAULT[2]	PSMI[18]; PADSEL=1						



Table 12. Pin muxing (continued)																	
Port	PCR	Davimbaral	Alternate	Output	Input	Input mux	Weak pull	Pa spe	ad ed ⁽¹⁾		Pin #						
name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg					
		SIUL	GPIO[107]	ALT0	GPIO[107]	_											
G[11]	PCR[107]	FlexRay	DBG3	ALT1	_	_	1 _ !	_	М	S	_	75	U15				
5[]	i Grafieri	FlexPWM_0	_	_	FAULT[3]	PSMI[19]; PADSEL=2						0.0					
C[4:0]	PCR[108]	SIUL	GPIO[108]	ALT0	GPIO[108]	_		F	S			F2					
G[12]	PCK[106]	NPC	MDO[11]	ALT2	_	_] —	F	3	_	_	Γ2					
G[13]	PCR[109]	SIUL	GPIO[109]	ALT0	GPIO[109]	_							F	S			H1
G[13]	PCK[109]	NPC	MDO[10]	ALT2	_	_] —	F	3	_	_	П					
G[14]	PCR[110]	SIUL	GPIO[110]	ALT0	GPIO[110]	_	_	F	S			A6					
G[14]	FOR[110]	NPC	MDO[9]	ALT2	_	_] _		3		_	AU					
G[15]	PCR[111]	SIUL	GPIO[111]	ALT0	GPIO[111]	_		F	S			J2					
G[13]	FUN[111]	NPC	MDO[8]	ALT2	_	_] _		3		_	JZ					
					Port H												
H[0]	PCR[112]	SIUL	GPIO[112]	ALT0	GPIO[112]	_		F	S			A5					
rijoj	FUN[112]	NPC	MDO[7]	ALT2	_	_] _		3		_	AS					
H[1]	PCR[113]	SIUL	GPIO[113]	ALT0	GPIO[113]	_		F	S			F1					
''[']	FOR[113]	NPC	MDO[6]	ALT2	_	_] —		3		_						
H[2]	PCR[114]	SIUL	GPIO[114]	ALT0	GPIO[114]	_		F	S			A4					
[FUN[114]	NPC	MDO[5]	ALT2	_	_	_		3			A4					
⊓เзı	DCD[115]	SIUL	GPIO[115]	ALT0	GPIO[115]	_		F	S			G1					
പ[၁]	H[3] PCR[115]	NPC	MDO[4]	ALT2	_	_	_	F	٥			Gi					

G16

A11

M

M

S

16	Table 12. Pin muxing (continued)													
160/1454	Port	PCR	Peripheral	Alternate output	Output	Input	Input mux	Weak pull		ad ed ⁽¹⁾		Pin#		
	name	FOR	reliplierai	function	mux sel	functions	select	reset	SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg	
			SIUL	GPIO[116]	ALT0	GPIO[116]	_							
	H[4]	PCR[116]	FlexPWM_1	X[0]	ALT1	X[0]	_	_	М	S	_	_	L16	
			eTimer_2	ETC[0]	ALT2	ETC[0]	PSMI[39]; PADSEL=0							
			SIUL	GPIO[117]	ALT0	GPIO[117]	_							
	H[5]	PCR[117]	FlexPWM_1	A[0]	ALT1	A[0]	_] –	М	S	_	_	M17	
			DSPI_0	CS4	ALT3	_	_							
Doc		PCR[118]	SIUL	GPIO[118]	ALT0	GPIO[118]	_	_						
Ď1	H[6]		FlexPWM_1	B[0]	ALT1	B[0]	_		М	S	_	_	H17	
DocID15265 Rev 13			DSPI_0	CS5	ALT3	_	_							
Re			SIUL	GPIO[119]	ALT0	GPIO[119]	_							
13	H[7]	PCR[119]	FlexPWM_1	X[1]	ALT1	X[1]	_	_	М	S	_	_	K16	
	[.]		eTimer_2	ETC[1]	ALT2	ETC[1]	PSMI[40]; PADSEL=0							
			SIUL	GPIO[120]	ALT0	GPIO[120]	_							
	H[8]	PCR[120]	FlexPWM_1	A[1]	ALT1	A[1]	_		- r	М	S	_		K15
			DSPI_0	CS6	ALT3	_	_							



SIUL

FlexPWM_1

DSPI_0

SIUL

FlexPWM_1

eTimer_2

PCR[121]

PCR[122]

H[9]

H[10]

GPIO[121]

B[1]

CS7

GPIO[122]

X[2]

ETC[2]

ALT0

ALT1

ALT3

ALT0

ALT1

ALT2

GPIO[121]

B[1]

GPIO[122]

X[2]

ETC[2]

_



Port name	PCR	Peripheral	Alternate output function	Output mux sel	Input functions	Input mux select	Weak pull config during reset	Pad speed ⁽¹⁾		Pin #		
								SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
H[11]	PCR[123]	SIUL	GPIO[123]	ALT0	GPIO[123]	_	_	М	S	-		C11
רוון		FlexPWM_1	A[2]	ALT1	A[2]	_						
H[12]	PCR[124]	SIUL	GPIO[124]	ALT0	GPIO[124]	_	_	М	S	_	_	B10
ا ال		FlexPWM_1	B[2]	ALT1	B[2]	_						
	PCR[125]	SIUL	GPIO[125]	ALT0	GPIO[125]	_	_	М	S	_	_	G15
H[13]		FlexPWM_1	X[3]	ALT1	X[3]	_						
[]		eTimer_2	ETC[3]	ALT2	ETC[3]	PSMI[42]; PADSEL=0						
	PCR[126]	SIUL	GPIO[126]	ALT0	GPIO[126]	_	_	М	S	_	_	A12
H[14]		FlexPWM_1	A[3]	ALT1	A[3]	_						
		eTimer_2	ETC[4]	ALT2	ETC[4]	_						
	PCR[127]	SIUL	GPIO[127]	ALT0	GPIO[127]	_	_	М	S	_	_	J17
H[15]		FlexPWM_1	B[3]	ALT1	B[3]	_						
		eTimer_2	ETC[5]	ALT2	ETC[5]	_						
					Port I				•			
	PCR[128]	SIUL	GPIO[128]	ALT0	GPIO[128]	_	м					C9
I[O]		eTimer_2	ETC[0]	ALT1	ETC[0]	PSMI[39]; PADSEL=1		М	S	_	_	
		DSPI_0	CS4	ALT2	_	_						
		FlexPWM_1	_	_	FAULT[0]	_						

K3

F

S

Table 12. Pin muxing (continued)												
Port name	PCR	Peripheral	Alternate output function	Output mux sel	Input functions	Input mux select	Weak pull config during reset	Pad speed ⁽¹⁾		Pin#		
								SRC = 1	SRC = 0	100 pkg	144 pkg	257 pkg
	PCR[129]	SIUL	GPIO[129]	ALT0	GPIO[129]	_		М	S	_	_	C12
I[1]		eTimer_2	ETC[1]	ALT1	ETC[1]	PSMI[40]; PADSEL=1						
		DSPI_0	CS5	ALT2	_	_						
		FlexPWM_1	_	_	FAULT[1]	_						
	PCR[130]	SIUL	GPIO[130]	ALT0	GPIO[130]	_		М	S	_	_	F16
I[2]		eTimer_2	ETC[2]	ALT1	ETC[2]	PSMI[41]; PADSEL=1	_					
		DSPI_0	CS6	ALT2	_	_						
		FlexPWM_1	_	_	FAULT[2]	_						
	PCR[131]	SIUL	GPIO[131]	ALT0	GPIO[131]	_	_	М	S			E17
I[3]		eTimer_2	ETC[3]	ALT1	ETC[3]	PSMI[42]; PADSEL=1						
		DSPI_0	CS7	ALT2	_	_						
		CTU_0	EXT_TGR	ALT3	_	_						

ALT0

ALT2

FAULT[3]

GPIO[132]

FlexPWM_1

SIUL

NPC

GPIO[132]

RDY

RDY

PCR[132]



^{1.} Programmable via the SRC (Slew Rate Control) bit in the respective Pad Configuration Register; S = Slow, M = Medium, F = Fast, SYM = Symmetric (for FlexRay)

^{2.} The default function of this pin out of reset is ALT1 (TDO).

^{3.} Analog