

#### CMSC 180: Introduction to Parallel Computing

#### Jaderick P. Pabico

Institute of Computer Science, College of Arts and Sciences University of the Philippines Los Baños, College 4031, Laguna

2nd Semester 2020-2021

#### Improving Memory Latency Using Caches

- Caches are small and fast memory elements
   between the processor and DRAM.
- This memory acts as a low-latency, highbandwidth storage
- If a piece of data is repeatedly used, the effective latency of this memory system can be reduced by the cache

### Improving Memory Latency Using Caches

- The fraction of data references satisfied by the cache is called the <u>cache hit ratio</u> of the computation of the system
- Cache hit ratio achieved by a cache on a memory system often determines its performance


#### Impact of caches

- Repeated references to the same data item correspond to temporal locality
- <u>Lesson</u>: Data reuse is critical for cache performance.

- Memory bandwidth is determined by the bandwidth of the memory bus and the memory units
- Memory bandwidth can be improved by increasing the size of memory blocks.
- The underlying system takes I time units to deliver b units of data
  - I is the latency of the system
  - b is the block size.

- Lesson: increasing block size does not change the latency
- In practice, wide buses are expensive
- What really is implemented? Consecutive words are sent on the memory bus on subsequent bus cycles after the first word is retrieved.

- Increased bandwidth results in higher peak computation rates
- The data layouts were assumbed to be such that consecutive data words in memory were used by successive instructions (spatial locality of reference)
- If we take a data-layout centric view, computations must be reordered to enhance spatial locality of reference.



Consider the following code:

This code sums columns of the matrix b into a vector column\_sum




- The vector column\_sum is small and easily fits into the cache
- The matrix b is accessed in a column order
- Stridded access results in very poor performance
  - Depends whether arrays are column major
  - Or row major




Multiplying a matrix A with a vector b



Column major data access



Row major data access



If instead we have this code:

The matrix is traversed in a row-order and performance can be expected to be significantly better.

#### LESSONS: Memory System Performance

- Exploiting spatial and temporal locality in applications is critical for amortizing memory latency and increasing effective memory bandwidth
- The ratio of the number of operations to number of memory accesses is a good indicator of anticipated tolerance to memory bandwidth
- Memory layouts and organizing computation appropriately can make a significant impact on the spatial and temporal locality

### Alternate approaches for hiding memory latency

- Consider the problem of browsing the web in a very slow network connection.
- Three possible solutions:
  - We anticipate which pages we are going to browse ahead of time and issue requests for them in advance.
  - We open multiple browsers and access different pages in each browser, thus while we are waiting for one page to laod, we could be reading others. or

## Alternate approaches for hiding memory latency

- Consider the problem of browsing the web in a very slow network connection.
- Three po
  - We an browsethem in
  - We op differe

We access a whole bunch of pages in one go – amortizing the latency across various accesses.

joing to uests for


ess s while

we are waiting for one page to laod, we could be reading others. or

# Alternate approaches for hiding memory latency



- These approaches have names:
  - Prefetching
  - Multithreading
  - Spatial locality in accessing memory words



#### Example:

```
for (i = 0; i < n; i++)
c[i] = dot_product(get_row(a, i), b);</pre>
```

Each dot product is independent of the other, and thus represents a concurrent unit of execution. We can safely rewrite the above code as:

```
for (i = 0; i < n; i++)
    c[i] = create_thread(dot_product, get_row(a, i), b);</pre>
```

- In the code, the first instance of this function accesses a pair of vector elements and waits for them.
- In the meantime, the second instance of this function can access two other vector elements in the next cycle, and so on.
- After *I* units of time, where *I* is the latency, the first function instance gets the requested data from memory and can perform the required computation.

- In the next cycle, the data items for the next function instance arrive, and so on. In this way, in every clock cycle, we can perform a computation.
- The execution schedule in this example is predicated upon two assumptions:
  - The memory system is able to service multiple requests and
  - the processor is able to switch threads every cycle

 It also requires the program to have an explicit specification of concurrency in the form of threads