Jeu d'instructions

Directives d'assemblage

PIC16F877

MPASM Quick Reference Guide

This Quick Reference Guide gives all the instructions, directives, and command line options for the Microchip MPASM Assembler.

MPASM Directive Language Summary

Directive	Description	Syntax
CONSTANT	Declare Symbol Constant	constant <label> [= <expr>, ,<label> [= <expr>]]</expr></label></expr></label>
#DEFINE	Define Text Substitution	#define <name> [[(<arg>,,<arg>)]<value>]</value></arg></arg></name>
END	End Program Block	end
EQU	Define Assembly Constant	<label> equ <expr></expr></label>
ERROR	Issue an Error Message	error " <text_string>"</text_string>
ERROR- LEVEL	Set Messge Level	errorlevel 0 1 2 <+-> <msg></msg>
#INCLUDE	Include Source File	include < <include_file>> include "<include_file>"</include_file></include_file>
LIST	Listing Options	list [<option>[,,<option>]]</option></option>
MESSG	User Defined Message	messg " <message_text>"</message_text>
NOLIST	Turn off Listing Output	nolist
ORG	Set Program Origin	<label> org <expr></expr></label>
PAGE	Insert Listing Page Eject	page
PROCESSOR	Set Processor Type	processor <pre>cessor_type></pre>
RADIX	Specify Default Radix	radix <default_radix></default_radix>
SET	Assign Value to Variable	<label> set <expr></expr></label>
SPACE	Insert Blank Listing Lines	space [<expr>]</expr>
SUBTITLE	Specify Program Subtitle	subtitl " <sub_text>"</sub_text>
TITLE	Specify Program Title	title " <title_text>"</title_text>
#UNDEFINE	Delete a Substitution Label	#undefine <label></label>
VARIABLE	Declare Symbol Variable	variable <label> [= <expr>,,]</expr></label>
ELSE	Begin Alternative Assembly to IF	else
ENDIF	End Conditional Assembly	endif
ENDW	End a While Loop	endw
IF	Begin Conditional ASM Code	if <expr></expr>
IFDEF	Execute If Symbol Defined	ifdef <label></label>
IFNDEF	Execute If Symbol Not Defined	ifndef <label></label>
WHILE	Perform Loop While True	while <expr></expr>
	. ss.m Loop mino nuo	T

MPASM Directive Language Summary (Continued)

Directive	Description	Syntax
BADRAM	Specify invalid RAM locations	badram <expr></expr>
CBLOCK	Define Block of Constants	cblock [<expr>]</expr>
CONFIG	Set configuration bits	config <expr> OR config <addr>, <expr></expr></addr></expr>
DA	Pack Strings in 14-bit Memory	[<label>] da <expr> [, <expr2>,, <exprn>]</exprn></expr2></expr></label>
DATA	Create Numeric/Text Data	data <expr>,[,<expr>,,<expr>] data "<text_string>"[,"<text_string>",]</text_string></text_string></expr></expr></expr>
DB	Declare Data of One Byte	db <expr>[,<expr>,,<expr>]</expr></expr></expr>
DE	Declare EEPROM Data	de <expr>[,<expr>,,<expr>]</expr></expr></expr>
DT	Define Table	dt <expr>[,<expr>,,<expr>]</expr></expr></expr>
DW	Declare Data of One Word	dw <expr> [,<expr>,,<expr>]</expr></expr></expr>
ENDC	End CBlock	endc
FILL	Specify Memory Fill Value	fill <expr>, <count></count></expr>
IDLOCS	Set ID locations	idlocs <expr></expr>
MAXRAM	XRAM Specify max RAM adr maxram <expr></expr>	
RES	Reserve Memory	res <mem_units></mem_units>
ENDM	End a Macro Definition	endm
EXITM	Exit from a Macro	exitm
EXPAND	Expand Macro Listing	expand
LOCAL	Declare Local Macro Variable	local <label> [,<label>]</label></label>
MACRO	Declare Macro Definition	<label> macro [<arg>,,<arg>]</arg></arg></label>
NOEXPAND	Turn off Macro Expansion	noexpand
BANKISEL	Select Bank for indirect	bankisel <label></label>
BANKSEL	Select RAM bank	banksel <label></label>
CODE	Executable code section	[<name>] code [<address>]</address></name>
EXTERN	Declare external label	extern <label> [,<label>]</label></label>
GLOBAL	Export defined label	extern <label> [.<label>]</label></label>
IDATA	Initialized data section	[<name>] idata [<address>]</address></name>
PAGESEL	Select ROM page	pagesel <label></label>
UDATA	Uninitialized data section	[<name>] udata [<address>]</address></name>
UDATA_ACS	Access uninit data sect	[<name>] udata_acs [<address>]</address></name>
UDATA_OVR	Overlay uninit data sect	[<name>] udata_ovr [<address>]</address></name>
UDATA_SHR	Shared uninit data sect	[<name>] udata_shr [<address>]</address></name>

MPASM Radix Types Supported

Radix	Syntax	Example
Decimal	D' <digits>' .<digits></digits></digits>	D'100' .100
Hexadecimal (default)	H' <hex_digits>' 0x<hex_digits></hex_digits></hex_digits>	H'9f' 0x9f
Octal	O' <octal_digits>'</octal_digits>	O'777'
Binary	B' <binary_digits>'</binary_digits>	B'00111001'
Character (ASCII)	' <character>' A'<character>'</character></character>	A'C' 'C'

MPLINK Command Line Options

Option	Description				
/o filename	Specify output file 'filename'. Default is a.out.				
/m filename	Create map file 'filename'.				
/I pathlist	Add directories to library search path.				
/k pathlist	Add directories to linker script search path.				
/n length	Specify number of lines per listing page.				
/h, /?	Display help screen.				
/a hexformat	Specify format of hex output file.				
/q	Quiet mode.				
/d	Don't create an absolute listing file.				

Key to 12, 14, and 16-bit PICmicro Family Instruction Sets

Field	d Description	Description						
b	Bit address within an 8 bit file register							
d	Destination select; $d = 0$ Store result in W (f0A). $d = 1$ Store result in file regist Default is $d = 1$.	er f.						
f	Register file address (0x00 to 0xFF)							
k	Literal field, constant data or label							
W	Working register (accumulator)							
х	Don't care location							
i	Table pointer control; i = 0 Do not change. i = 1 Increment after instructi	on execution.						
р	Peripheral register file address (0x00 to 0x1f)							
t	Table byte select; $t = 0$ Perform operation on log $t = 1$ Perform operation on up							
PH:PL	Multiplication results registers							

ASCII Character Set

			Most Significant Character							
	Hex			2	3	4	5	6	7	
	0			Space	0	@	Р	1	р	
	1	SOH	DC1		1	Α	Q	а	q	
	2	STX	DC2	"	2	В	R	b	r	
	3	ETX	DC3	#	3	С	S	С	S	
ter	4	EOT	DC4	\$	4	D	Т	d	t	
ягас	5	ENQ	NAK	%	5	Е	U	е	u	
č	6	ACK	SYN	&	6	F	V	f	٧	
ant	7	Bell	ETB	,	7	G	W	g	W	
ific	8	BS	CAN	(8	Н	Χ	h	Х	
Sign	9	HT	EM)	9	- 1	Υ	i	у	
Least Significant Character	Α	LF	SUB	*		J	Z	j	Z	
Le	В	VT	ESC	+	.,	K	[k	{	
	С	FF	FS	,	<	L	\	- 1		
· · · · · · · · · · · · · · · · · · ·	D	CR	GS	-	Ш	М]	m	}	
	Е	SO	RS		>	N	^	n	~	
	F	SI	US	/	?	0	_	0	DEL	

MPLIB Usage Format

MPLIB is invoked with the following syntax:

mplib [/q] /{ctdrx} LIBRARY [MEMBER...]

options:

/c	create library;	creates a new LIBRARY with the listed MEM-BER(s)
/t	list members;	prints a table showing the names of the members in the LIBRARY
/d	delete member;	deletes MEMBER(s) from the LIBRARY; if no MEMBER is specified the LIBRARY is not altered
/r	add/replace member;	if MEMBER(s) exist in the LIBRARY, then they are replaced, otherwise MEMBER is appended to the end of the LIBRARY
/x	extract member;	if MEMBER(s) exist in the LIBRARY, then they are extracted. If no MEMBER is specified, all members will be extracted
/q	quiet mode;	no output is displayed

MPLIB Usage Examples

Suppose a library named $\mathtt{dsp.lib}$ is to be created from three object modules named $\mathtt{fft.o}$, $\mathtt{fir.o}$, and $\mathtt{iir.o}$. The following command line would produce the desired results:

mplib /c dsp.lib fft.o fir.o iir.o

To display the names of the object modules contained in a library file names $\mathtt{dsp.lib}$, the following command line would be appropriate:

mplib /t dsp.lib

14-Bit Core Instruction Set 14-Bit Core Literal and Control Operations

Hex	Mnemonic		Description	Function
3Ekk	ADDLW	k	Add literal to W	$k + W \rightarrow W$
39kk	ANDLW	k	AND literal and W	k .AND. $W \rightarrow W$
2kkk	CALL	k	Call subroutine	$PC + 1 \rightarrow TOS, k \rightarrow PC$
0064	CLRWDT	Τ	Clear watchdog timer	0 → WDT (and Prescaler)
2kkk	GOTO	k	Goto address (k is nine bits)	$k \rightarrow PC(9 \text{ bits})$
38kk	IORLW	k	Incl. OR literal and W	$k . OR. \ W \to W$
30kk	MOVLW	k	Move Literal to W	$k\toW$
0062	OPTION		Load OPTION register	$W \rightarrow OPTION$ Register
0009	RETFIE		Return from Interrupt	$TOS \to PC, \ 1 \to GIE$
34kk	RETLW	k	Return with literal in W	$k \to W\text{, TOS} \to PC$
8000	RETURN		Return from subroutine	$TOS \to PC$
0063	SLEEP		Go into Standby Mode	$0 \rightarrow WDT$, stop oscillator
3Ckk	SUBLW	k	Subtract W from literal	$k - W \to W$
006f	TRIS	f	Tristate port f	$W \to I/O \text{ control reg f}$
3Akk	XORLW	k	Exclusive OR literal and W	k .XOR. $W \rightarrow W$

14-Bit Core Byte Oriented File Register Operations

14-Bit core Byte oriented the Register operations				
Hex	lex Mnemonic Description		Function	
07ff	ADDWF	f,d	Add W and f	$W + f \rightarrow d$
05ff	ANDWF	f,d	AND W and f	W .AND. $f \rightarrow d$
018f	CLRF	f	Clear f	$0 \rightarrow f$
0100	CLRW		Clear W	$0 \rightarrow W$
09ff	COMF	f,d	Complement f	.NOT. $f \rightarrow d$
03ff	DECF	f,d	Decrement f	$f - 1 \rightarrow d$
0Bff	DECFSZ	f,d	Decrement f, skip if zero	$f - 1 \rightarrow d$, skip if 0
0Aff	INCF	f,d	Increment f	$f + 1 \rightarrow d$
OFff	INCFSZ	f,d	Increment f, skip if zero	$f + 1 \rightarrow d$, skip if 0
04ff	IORWF	f,d	Inclusive OR W and f	W .OR. $f \rightarrow d$
08ff	MOVF	f,d	Move f	$f \rightarrow d$
008f	MOVWF	f	Move W to f	$W \rightarrow f$
0000	NOP		No operation	
ODff	RLF	f,d	Rotate left f	register f 70
0Cff	RRF	f,d	Rotate right f	register f 70
02ff	SUBWF	f,d	Subtract W from f	$f - W \rightarrow d$
OEff	SWAPF	f,d	Swap halves f	$f(0:3) \leftrightarrow f(4:7) \rightarrow d$
06ff	XORWF	f,d	Exclusive OR W and f	W .XOR. $f \rightarrow d$
1bff	BCF	f,b	Bit clear f	$0 \rightarrow f(b)$
1bff	BSF	f,b	Bit set f	$1 \rightarrow f(b)$
1bff	BTFSC	f,b	Bit test, skip if clear	skip if f(b) = 0
1bff	BTFSS	f,b	Bit test, skip if set	skip if f(b) = 1

12-Bit/14-Bit Core Special Instruction Mnemonics

IZ DIGI	12-Bit/14-Bit Core Special Instruction Minemonics							
Mnem	onic	Description	Equiv Operat		Status			
ADDCF	f,d	Add Carry to File	BTFSC INCF	3,0 f,d	Z			
ADDDCF	f,d	Add Digit Carry to File	BTFSC INCF	3,1 f,d	Z			
В	k	Branch	GOTO	k	_			
ВС	k	Branch on Carry	BTFSC GOTO	3,0 k	-			
BDC	k	Branch on Digit Carry	BTFSC GOTO	3,1 k	_			
BNC	k	Branch on No Carry	BTFSS GOTO	3,0 k	-			
BNDC	k	Branch on No Digit Carry	BTFSS GOTO	3,1 k	_			
BNZ	k	Branch on No Zero	BTFSS GOTO	3,2 k	_			
BZ	k	Branch on Zero	BTFSC GOTO	3,2 k	-			
CLRC		Clear Carry	BCF	3,0	-			
CLRDC		Clear Digit Carry	BCF	3,1	-			
CLRZ		Clear Zero	BCF	3,2	-			
LCALL	k	Long Call	BCF/BSF BCF/BSF CALL	0x0A,3 0x0A,4 k	_			
LGOTO	k	Long GOTO	BCF/BSF BCF/BSF GOTO	0x0A,3 0x0A,4 k	-			
MOVFW	f	Move File to W	MOVF	f,0	Z			
NEGF	f,d	Negate File	COMF INCF	f,1 f,d	Z			
SETC		Set Carry	BSF	3,0	-			
SETDC		Set Digit Carry	BSF	3,1	-			
SETZ		Set Zero	BSF	3,2	-			
SKPC		Skip on Carry	BTFSS	3,0	-			
SKPDC		Skip on Digit Carry	BTFSS	3,1	-			
SKPNC		Skip on No Carry	BTFSC	3,0	-			
SKPNDC		Skip on No Digit Carry	BTFSC	3,1	-			
SKPNZ		Skip on Non Zero	BTFSC	3,2	-			
SKPZ		Skip on Zero	BTFSS	3,2	_			
SUBCF	f,d	Subtract Carry from File	BTFSC DECF	3,0 f,d	Z			
SUBDCF	f,d	Subtract Digit Carry from File	BTFSC DECF	3,1 f,d	Z			
TSTF	f	Test File	MOVF	f,1	Z			

13.0 INSTRUCTION SET SUMMARY

Each PIC16F87X instruction is a 14-bit word, divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16F87X instruction set summary in Table 13-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 13-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, $d = 1$: store result in file register f. Default is $d = 1$.
PC	Program Counter
то	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 13-2 lists the instructions recognized by the MPASM TM assembler.

Figure 13-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16F87X products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PICmicro $^{\text{TM}}$ Mid-Range Reference Manual, (DS33023).

TABLE 13-2: PIC16F87X INSTRUCTION SET

Mnemonic,		Description			14-Bit (Opcode)	Status	Notes
Opei	rands	255511.p.11511		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REGIS	TER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	, ,	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIST	ER OPER	RATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERATI	ONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	₹O,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

Note: Additional information on the mid-range instruction set is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

^{3:} If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

13.1 Instruction Descriptions

ADDLW	Add Literal and W	BCF
Syntax:	[label] ADDLW k	Synt
Operands:	$0 \le k \le 255$	Орег
Operation:	$(W) + k \rightarrow (W)$	
Status Affected:	C, DC, Z	Ope
Description:	The contents of the W register	Statu
·	are added to the eight bit literal 'k' and the result is placed in the W register.	Desc

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(W) + (f) \to (destination)$
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

Bit Set f
[label] BSF f,b
$0 \le f \le 127$ $0 \le b \le 7$
$1 \rightarrow (f < b >)$
None
Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. $(k) \rightarrow (W)$
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if $(f < b >) = 1$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DTEGG	D': T . O.: '(O)
BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	skip if $(f < b >) = 0$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making

this a 2Tcy instruction.

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer
Syntax:	[label] CALL k	Syntax:	[label] CLRWDT
Operands:	$0 \le k \le 2047$	Operands:	None
Operation:	$(PC)+ 1 \rightarrow TOS,$ $k \rightarrow PC<10:0>,$ $(PCLATH<4:3>) \rightarrow PC<12:11>$	Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$
Status Affected:	None	Q	1 → PD
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Status Affected: Description:	TO, PD CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.
CLRF	Clear f	COMF	Complement f
Syntax:	[<i>label</i>] CLRF f	Syntax:	[label] COMF f,d
Operands:	$0 \le f \le 127$	Operands:	$0 \le f \le 127$
Operation:	00h (f)		d ∈ [0,1]
0	$1 \rightarrow Z$	Operation:	$(\bar{f}) \to (destination)$
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.	Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.
CLRW	Clear W	DECF	Decrement f
Syntax:	[label] CLRW	Syntax:	[label] DECF f,d
Operands:	None	Operands:	0 ≤ f ≤ 127
Operation:	$00h \rightarrow (W)$		d ∈ [0,1]
	$1 \rightarrow Z$	Operation:	$(f) - 1 \rightarrow (destination)$
Status Affected:	Z	Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.	Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead making it a 2Tcy instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead, making it a 2Tcy instruction.

GOTO	Unconditional Branch
Syntax:	[label] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[label] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	(W) o (f)
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[label] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

RLF Rotate Left f through Carry

Syntax: [label] RLF f,d Operands: $0 \le f \le 127$ $d \in [0,1]$

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated

one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is

stored back in register 'f'.



SLEEP

Syntax: [label] SLEEP

Operands: None

Operation: $00h \rightarrow WDT$,

 $0 \rightarrow WDT$ prescaler,

 $\begin{array}{l} 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$

Status Affected: TO, PD

Description: The power-down status bit, \overline{PD} is

cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its

prescaler are cleared.

The processor is put into SLEEP mode with the oscillator stopped.

RETURN Return from Subroutine

Syntax: [label] RETURN

Operands: None $\begin{tabular}{ll} Operation: & TOS \rightarrow PC \\ Status Affected: & None \\ \end{tabular}$

Description: Return from subroutine. The stack

is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle

instruction.

SUBLW Subtract W from Literal

Syntax: [label] SUBLW k

Operands: $0 \le k \le 255$ Operation: $k - (W) \rightarrow (W)$ Status Affected: C, DC, Z

Description: The W register is subtracted (2's

complement method) from the eight-bit literal 'k'. The result is placed in the W register.

RRF Rotate Right f through Carry

Syntax: [label] RRF f,d

Operands: $0 \le f \le 127$ $d \in [0,1]$

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are

rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in

register 'f'.

C Register f

SUBWF Subtract W from f

Syntax: [label] SUBWF f,d

Operands: $0 \le f \le 127$ $d \in [0,1]$

Operation: (f) - (W) \rightarrow (destination)

Status C, DC, Z

Affected:

Description: Subtract (2's complement method)

W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>), (f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.

XORLW	Exclusive OR Literal with W
Syntax:	[label] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.