# MPASM and MPLINK PICmicro® QUICK REFERENCE GUIDE





The Embedded Control Solutions Company®

#### **MPASM Quick Reference Guide**

This Quick Reference Guide gives all the instructions, directives, and command line options for the Microchip MPASM Assembler.

#### **MPASM Directive Language Summary**

Discoting	Decembries	Our tour	
Directive	Description	Syntax	
CONSTANT	Declare Symbol Constant	constant <label> [= <expr>, ,<label> [= <expr>] ]</expr></label></expr></label>	
#DEFINE	Define Text Substitution	#define <name> [[(<arg>,,<arg>)]<value>]</value></arg></arg></name>	
END	End Program Block	end	
EQU	Define Assembly Constant	<label> equ <expr></expr></label>	
ERROR	Issue an Error Message	error " <text_string>"</text_string>	
ERROR- LEVEL	Set Messge Level	errorlevel 0 1 2 <+-> <msg></msg>	
#INCLUDE	Include Source File	include < <include_file>&gt; include "<include_file>"</include_file></include_file>	
LIST	Listing Options	list [ <option>[,,<option>]]</option></option>	
MESSG	User Defined Message	messg " <message_text>"</message_text>	
NOLIST	Turn off Listing Output	nolist	
ORG	Set Program Origin	<label> org <expr></expr></label>	
PAGE	Insert Listing Page Eject	page	
PROCESSOR	Set Processor Type	processor_type>	
RADIX	Specify Default Radix	radix <default_radix></default_radix>	
SET	Assign Value to Variable	<label> set <expr></expr></label>	
SPACE	Insert Blank Listing Lines	space [ <expr>]</expr>	
SUBTITLE	Specify Program Subtitle	subtitl " <sub_text>"</sub_text>	
TITLE	Specify Program Title	title " <title_text>"</title_text>	
#UNDEFINE	Delete a Substitution Label	#undefine <label></label>	
VARIABLE	Declare Symbol Variable	variable <label> [= <expr>,,]</expr></label>	
ELSE	Begin Alternative Assembly to IF	else	
ENDIF	End Conditional Assembly	endif	
ENDW	End a While Loop	endw	
IF	Begin Conditional ASM Code	if <expr></expr>	
IFDEF	Execute If Symbol Defined	ifdef <label></label>	
IFNDEF	Execute If Symbol Not Defined	ifndef <label></label>	
WHILE	Perform Loop While True	while <expr></expr>	

#### **MPASM Directive Language Summary (Continued)**

Discouling	Becautottan	Company	
Directive	Description	Syntax	
BADRAM	Specify invalid RAM locations	badram <expr></expr>	
CBLOCK	Define Block of Constants	cblock [ <expr>]</expr>	
CONFIG	Set configuration bits	config <expr> OR config <addr>, <expr></expr></addr></expr>	
DA	Pack Strings in 14-bit Memory	[ <label>] da <expr> [, <expr2>,, <exprn>]</exprn></expr2></expr></label>	
DATA	Create Numeric/Text Data	data <expr>,[,<expr>,,<expr>] data "<text_string>"[,"<text_string>",]</text_string></text_string></expr></expr></expr>	
DB	Declare Data of One Byte	db <expr>[,<expr>,,<expr>]</expr></expr></expr>	
DE	Declare EEPROM Data	de <expr>[,<expr>,,<expr>]</expr></expr></expr>	
DT	Define Table	dt <expr>[,<expr>,,<expr>]</expr></expr></expr>	
DW	Declare Data of One Word	dw <expr> [,<expr>,,<expr>]</expr></expr></expr>	
ENDC	End CBlock	endc	
FILL	Specify Memory Fill Value	fill <expr>, <count></count></expr>	
IDLOCS	Set ID locations	idlocs <expr></expr>	
MAXRAM	Specify max RAM adr	maxram <expr></expr>	
RES	Reserve Memory	res <mem_units></mem_units>	
ENDM	End a Macro Definition	endm	
EXITM	Exit from a Macro	exitm	
EXPAND	Expand Macro Listing	expand	
LOCAL	Declare Local Macro Variable	local <label> [,<label>]</label></label>	
MACRO	Declare Macro Definition	<label> macro [<arg>,,<arg>]</arg></arg></label>	
NOEXPAND	Turn off Macro Expansion	noexpand	
BANKISEL	Select Bank for indirect	bankisel <label></label>	
BANKSEL	Select RAM bank	banksel <label></label>	
CODE	Executable code section	[ <name>] code [<address>]</address></name>	
EXTERN	Declare external label	extern <label> [ ,<label>]</label></label>	
GLOBAL	Export defined label	extern <label> [ .<label>]</label></label>	
IDATA	Initialized data section	[ <name>] idata [<address>]</address></name>	
PAGESEL	Select ROM page	pagesel <label></label>	
UDATA	Uninitialized data section	[ <name>] udata [<address>]</address></name>	
UDATA_ACS	Access uninit data sect	[ <name>] udata_acs [<address>]</address></name>	
UDATA_OVR	Overlay uninit data sect	[ <name>] udata_ovr [<address>]</address></name>	
UDATA_SHR	Shared uninit data sect	[ <name>] udata_shr [<address>]</address></name>	

#### **MPASM Radix Types Supported**

Radix	Syntax	Example
Decimal	D' <digits>' .<digits></digits></digits>	D'100' .100
Hexadecimal (default)	H' <hex_digits>' 0x<hex_digits></hex_digits></hex_digits>	H'9f' 0x9f
Octal	O' <octal_digits>'</octal_digits>	O'777'
Binary	B' <binary_digits>'</binary_digits>	B'00111001'
Character (ASCII)	' <character>' A'<character>'</character></character>	A'C' 'C'

#### **MPLINK Command Line Options**

Option	Description	
/o filename	Specify output file 'filename'. Default is a.out.	
/m filename	Create map file 'filename'.	
/I pathlist	Add directories to library search path.	
/k pathlist	Add directories to linker script search path.	
/n length	Specify number of lines per listing page.	
/h, /?	Display help screen.	
/a hexformat	Specify format of hex output file.	
/q	Quiet mode.	
/d	Don't create an absolute listing file.	

## Key to 12, 14, and 16-bit PICmicro Family Instruction Sets

Field	Description					
b	Bit address within an 8 bit file register					
d	Destination select; $d = 0$ Store result in W (f0A). $d = 1$ Store result in file register f. Default is $d = 1$ .					
f	Register file address (0x00 to 0xFF)					
k	Literal field, constant data or label					
W	Working register (accumulator)					
х	Don't care location					
i	Table pointer control; $i = 0$ Do not change. i = 1 Increment after instruction execution.					
р	Peripheral register file address (0x00 to 0x1f)					
t	Table byte select; $t = 0$ Perform operation on lower byte. $t = 1$ Perform operation on upper byte.					
PH:PL	Multiplication results registers					

#### 12-Bit Core Instruction Set:

#### 12-Bit Core Literal and Control Operations

Hex	Mnemonic		Description	Function	
Ekk	ANDLW	k	AND literal and W	$k$ .AND. $W \rightarrow W$	
9kk	CALL	k	Call subroutine	$PC + 1 \rightarrow TOS,  k \rightarrow PC$	
004	CLRWDT		Clear watchdog timer	0 → WDT (and Prescaler if assigned)	
Akk	GOTO	k	Goto address (k is 9 bits)	$k \to PC(9 \text{ bits})$	
Dkk	IORLW	k	Incl. OR literal and W	$k . OR. \ W \to W$	
Ckk	MOVLW	k	Move Literal to W	$k \rightarrow W$	
002	OPTION		Load OPTION Register	$W \rightarrow OPTION$ Register	
8kk	RETLW	k	Return with literal in W	$k \to W, TOS \to PC$	
003	SLEEP		Go into Standby Mode	$0 \rightarrow \mathtt{WDT}$ , stop osc	
00f	TRIS	f	Tristate port f	$W \to I/O \text{ control reg f}$	
Fkk	XORLW	k	Exclusive OR literal and W	$k . XOR. \ W \to W$	

#### 12-Bit Core Byte Oriented File Register Operations

Hex	Mnemonic		Description	Function	
1Cf	ADDWF	f,d	Add W and f	$W + f \rightarrow d$	
14f	ANDWF	f,d	AND W and f	W .AND. $f \rightarrow d$	
06f	CLRF	f	Clear f	$0 \rightarrow f$	
040	CLRW		Clear W	$0 \rightarrow W$	
24f	COMF	f,d	Complement f	.NOT. $f \rightarrow d$	
0Cf	DECF	f,d	Decrement f	$f - 1 \rightarrow d$	
2Cf	DECFSZ	f,d	Decrement f, skip if zero	$f - 1 \rightarrow d$ , skip if zero	
28f	INCF	f,d	Increment f	$f + 1 \rightarrow d$	
3Cf	INCFSZ	f,d	Increment f, skip if zero	$f + 1 \rightarrow d$ , skip if zero	
10f	IORWF	f,d	Inclusive OR W and f	$W.OR.\:f\to d$	
20f	MOVF	f,d	Move f	$f \rightarrow d$	
02f	MOVWF	f	Move W to f	$W \rightarrow f$	
000	NOP		No operation		
34f	RLF	f,d	Rotate left f	register f	
30f	RRF	f,d	Rotate right f	register f	
08f	SUBWF	f,d	Subtract W from f	$f - W \rightarrow d$	
38f	SWAPF	f,d	Swap halves f	$f(0:3) \leftrightarrow f(4:7) \rightarrow d$	
18f	XORWF	f,d	Exclusive OR W and f	$W$ .XOR. $f \rightarrow d$	

#### 12-Bit Core Bit Oriented File Register Operations

Hex	Mnemonic		Description	Function
4bf	BCF	f,b	Bit clear f	$0 \rightarrow f(b)$
5bf	BSF	f,b	Bit set f	$1 \rightarrow f(b)$
6bf	BTFSC	f,b	Bit test, skip if clear	skip if $f(b) = 0$
7bf	BTFSS	f,b	Bit test, skip if set	skip if f(b) = 1

#### 14-Bit Core Instruction Set

#### 14-Bit Core Literal and Control Operations

Hex	Mnemonic		Description	Function
3Ekk	ADDLW	k	Add literal to W	$k + W \rightarrow W$
39kk	ANDLW	k	AND literal and W	$k$ .AND. $W \rightarrow W$
2kkk	CALL	k	Call subroutine	$PC + 1 \rightarrow \ TOS,  k \rightarrow PC$
0064	CLRWDT T		Clear watchdog timer	$0 \rightarrow WDT$ (and Prescaler)
2kkk	GOTO	k	Goto address (k is nine bits)	$k \to PC(9 \text{ bits})$
38kk	IORLW	k	Incl. OR literal and W	$k .OR. W \rightarrow W$
30kk	MOVLW	k	Move Literal to W	$k \rightarrow W$
0062	OPTION		Load OPTION register	$W \rightarrow OPTION$ Register
0009	RETFIE		Return from Interrupt	$TOS \to PC, 1 \to GIE$
34kk	RETLW	k	Return with literal in W	$k \to W, TOS \to PC$
8000	RETURN		Return from subroutine	$TOS \to PC$
0063	SLEEP		Go into Standby Mode	$0 \rightarrow WDT$ , stop oscillator
3Ckk	SUBLW	k	Subtract W from literal	$k \text{ - } W \to W$
006f	TRIS	f	Tristate port f	$W \rightarrow I/O$ control reg f
3Akk	XORLW	k	Exclusive OR literal and W	$k$ .XOR. $W \rightarrow W$

#### 14-Bit Core Byte Oriented File Register Operations

Hex	Mnemonic		Description	Function
07ff	ADDWF	f,d	Add W and f	$W + f \rightarrow d$
05ff	ANDWF	f,d	AND W and f	W .AND. $f \rightarrow d$
018f	CLRF	f	Clear f	$0 \rightarrow f$
0100	CLRW		Clear W	$0 \rightarrow W$
09ff	COMF	f,d	Complement f	.NOT. $f \rightarrow d$
03ff	DECF	f,d	Decrement f	$f - 1 \rightarrow d$
0Bff	DECFSZ	f,d	Decrement f, skip if zero	$f - 1 \rightarrow d$ , skip if 0
0Aff	INCF	f,d	Increment f	$f + 1 \rightarrow d$
0Fff	INCFSZ	f,d	Increment f, skip if zero	$f + 1 \rightarrow d$ , skip if 0
04ff	IORWF	f,d	Inclusive OR W and f	W .OR. $f \rightarrow d$
08ff	MOVF	f,d	Move f	$f \rightarrow d$
008f	MOVWF	f	Move W to f	$W \rightarrow f$
0000	NOP		No operation	
0Dff	RLF	f,d	Rotate left f	register f →C→70
0Cff	RRF	f,d	Rotate right f	register f →C→70
02ff	SUBWF	f,d	Subtract W from f	$f - W \rightarrow d$
0Eff	SWAPF	f,d	Swap halves f	$f(0:3) \leftrightarrow f(4:7) \rightarrow d$
06ff	XORWF	f,d	Exclusive OR W and f	$W$ .XOR. $f \rightarrow d$
1bff	BCF	f,b	Bit clear f	$0 \rightarrow f(b)$
1bff	BSF	f,b	Bit set f	$1 \rightarrow f(b)$
1bff	BTFSC	f,b	Bit test, skip if clear	skip if f(b) = 0
1bff	BTFSS	f,b	Bit test, skip if set	skip if f(b) = 1

#### 12-Bit/14-Bit Core Special Instruction Mnemonics

12-Big 14-Bit Gore Opecial Histraction Willemonies						
Mnemonic		Description	Equiv Opera	Status		
ADDCF	f,d	Add Carry to File	BTFSC INCF	3,0 f,d	Z	
ADDDCF	f,d	Add Digit Carry to File	BTFSC INCF	3,1 f,d	Z	
В	k	Branch	GOTO	k	-	
ВС	k	Branch on Carry	BTFSC GOTO	3,0 k	-	
BDC	k	Branch on Digit Carry	BTFSC GOTO	3,1 k	-	
BNC	k	Branch on No Carry	BTFSS GOTO	3,0 k	-	
BNDC	k	Branch on No Digit Carry	BTFSS GOTO	3,1 k	-	
BNZ	k	Branch on No Zero	BTFSS GOTO	3,2 k	_	
BZ	k	Branch on Zero	BTFSC GOTO	3,2 k	-	
CLRC		Clear Carry	BCF	3,0	-	
CLRDC		Clear Digit Carry	BCF	3,1	_	
CLRZ		Clear Zero	BCF	3,2	-	
LCALL	k	Long Call	BCF/BSF BCF/BSF CALL	0x0A,3 0x0A,4 k	-	
LGOTO	k	Long GOTO	BCF/BSF BCF/BSF GOTO	0x0A,3 0x0A,4 k	-	
MOVFW	f	Move File to W	MOVF	f,0	Z	
NEGF	f,d	Negate File	COMF INCF	f,1 f,d	Z	
SETC		Set Carry	BSF	3,0	-	
SETDC		Set Digit Carry	BSF	3,1	_	
SETZ		Set Zero	BSF	3,2	-	
SKPC		Skip on Carry	BTFSS	3,0	-	
SKPDC		Skip on Digit Carry	BTFSS	3,1	-	
SKPNC		Skip on No Carry	BTFSC	3,0	-	
SKPNDC		Skip on No Digit Carry	BTFSC	3,1	-	
SKPNZ		Skip on Non Zero	BTFSC	3,2	_	
SKPZ		Skip on Zero	BTFSS	3,2	_	
SUBCF	f,d	Subtract Carry from File	BTFSC DECF	3,0 f,d	Z	
SUBDCF	f,d	Subtract Digit Carry from File	BTFSC DECF	3,1 f,d	Z	
TSTF	f	Test File	MOVF	f,1	Z	



Microchip Technology Inc. 2355 West Chandler Blvd.

Chandler, AZ 85224
Tel: 480.786.7200 Fax: 480.899.9210
Web Site Address: www.microchip.com

The Microchip and logo, PIC, and PICmicro are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. MPLAB is a trademark of Microchip Technology in the U.S.A. and other countries.

 $\ensuremath{\texttt{@}}$  1999 Microchip Technology Incorporated. All rights reserved.

Printed in the U.S.A. 4/99 DS30400D

#### **16-Bit Core Instruction Set**

#### 16-Bit Core Data Movement Instructions

Hex	Mnemonic		Description	Function
6pff	MOVFP	f,p	Move f to p	$f \rightarrow p$
b8kk	MOVLB	k	Move literal to BSR	$k \rightarrow BSR (3:0)$
bakx	MOVLP	k	Move literal to RAM page select	$k \rightarrow BSR (7:4)$
4pff	MOVPF	p,f	Move p to f	$p\toW$
01ff	MOVWF	f	Move W to F	$W \to f$
a8ff	TABLRD	t,i,f	Read data from table latch into file f, then update table latch with 16-bit contents of mem- ory location addressed by table pointer	$\label{eq:total_transform} \begin{split} & TBLATH \rightarrow \text{f if t=1,} \\ & TBLATL \rightarrow \text{f if t=0;} \\ & ProgMem(TBLPTR) \rightarrow TBLAT; \\ & TBLPTR + 1 \rightarrow TBLPTR \text{ if i=1} \end{split}$
acff	TABLWT	t,i,f	Write data from file f to table latch and then write 16-bit table latch to program memory loca- tion addressed by table pointer	$\begin{split} &f \to TBLATH \text{ if } t=1, \\ &f \to TBLATL \text{ if } t=0; \\ &TBLAT \to ProgMem(TBLPTR); \\ &TBLPTR + 1 \to TBLPTR \text{ if } i=1 \end{split}$
a0ff	TLRD	t,f	Read data from table latch into file f (table latch unchanged)	$TBLATH \rightarrow f \text{ if } t = 1$ $TBLATL \rightarrow f \text{ if } t = 0$
a4ff	TLWT	t,f	Write data from file f into table latch	$\begin{split} f &\to TBLATH \text{ if } t = 1 \\ f &\to TBLATL \text{ if } t = 0 \end{split}$

#### 16-Bit Core Arithmetic and Logical Instruction

Hex	Mnemonic		Description	Function
b1kk	ADDLW	k	Add literal to W	$(W + k) \rightarrow W$
0eff	ADDWF	f,d	Add W to F	$(W + f) \rightarrow d$
10ff	ADDWFC	f,d	Add W and Carry to f	$(W+f+C)\to d$
b5kk	ANDLW	k	AND Literal and W	$(W \ .AND. \ k) \to W$
0aff	ANDWF	f,d	AND W with f	$(W.AND.\ f)\to d$
28ff	CLRF	f,d	Clear f and Clear d	$0x00 \to f, 0x00 \to d$
12ff	COMF	f,d	Complement f	.NOT. f $\rightarrow d$
2eff	DAW	f,d	Dec. adjust W, store in f,d	W adjusted $\rightarrow$ f and d
06ff	DECF	f,d	Decrement f	$(f - 1) \rightarrow f$ and d
14ff	INCF	f,d	Increment f	$(f + 1) \rightarrow f$ and d
b3kk	IORLW	k	Inclusive OR literal with W	$(W .OR. \ k) \rightarrow W$
08ff	IORWF	f,d	Inclusive or W with f	$(W .OR. \ f) \rightarrow d$
b0kk	MOVLW	k	Move literal to W	$k \to W$
bckk	MULLW	k	Multiply literal and W	$(k \times W) \rightarrow PH:PL$
34ff	MULWF	f	Multiply W and f	$(W \ x \ f) \to PH:PL$
2cff	NEGW	f,d	Negate W, store in f and d	$(W+1) \rightarrow \ f, (W+1) \rightarrow d$
1aff	RLCF	f,d	Rotate left through carry	register f C

### 16-Bit Core Arithmetic and Logical Instruction (Continued)

Hex	Mnemo	nic	Description	Function
22ff	RLNCF	f,d	Rotate left (no carry)	register f  70  ◀-
18ff	RRCF	f,d	Rotate right through carry	register f  70
20ff	RRNCF	f,d	Rotate right (no carry)	register f  70
2aff	SETF	f,d	Set f and Set d	$0xff \to f, 0xff \to d$
b2kk	SUBLW	k	Subtract W from literal	$(k - W) \rightarrow W$
04ff	SUBWF	f,d	Subtract W from f	$(f - W) \rightarrow d$
02ff	SUBWFB	f,d	Subtract from f with borrow	$(f - W - c) \rightarrow d$
1cff	SWAPF	f,d	Swap f	$\begin{array}{l} f(0:3) \rightarrow \ d(4:7), \\ f(4:7) \rightarrow \ d(0:3) \end{array}$
b4kk	XORLW	k	Exclusive OR literal with W	$(W . XOR. \ k) \rightarrow \ W$
0cff	XORWF	f,d	Exclusive OR W with f	$(W.XOR. f) \rightarrow d$

#### 16-Bit Core Bit Handling Instructions

Hex	Mnemonic		Description	Function
8bff	BCF	f,b	Bit clear f	$0 \rightarrow f(b)$
8bff	BSF	f,b	Bit set f	$1 \to f(b)$
9bff	BTFSC	f,b	Bit test, skip if clear	skip if $f(b) = 0$
9bff	BTFSS	f,b	Bit test, skip if set	skip if f(b) = 1
3bff	BTG	f,b	Bit toggle f	.NOT. $f(b) \rightarrow f(b)$

#### **16-Bit Core Program Control Instructions**

Hex	Mnemonic		Description	Function
ekkk	CALL	k	Subroutine call (within 8k page)	$\begin{array}{l} PC+1 \rightarrow TOS, k \rightarrow PC(12:0), \\ k(12:8) \rightarrow PCLATH(4:0), \\ PC(15:13) \not E PCLATH(7:5) \end{array}$
31ff	CPFSEQ	f	Compare f/w, skip if f = w	f-W, skip if f = W
32ff	CPFSGT	f	Compare f/w, skip if f > w	f-W, skip if f > W
30ff	CPFSLT	f	Compare f/w, skip if f< w	f-W, skip if f < W
16ff	DECFSZ	f,d	Decrement f, skip if 0	$(f-1) \rightarrow d$ , skip if 0
26ff	DCFSNZ	f,d	Decrement f, skip if not 0	$(f-1) \rightarrow d$ , skip if not 0
ckkk	GOTO	k	Unconditional branch (within 8k)	$\begin{array}{l} k \to PC(12:0) \\ k(12:8) \to PCLATH(4:0), \\ PC(15:13) \to PCLATH(7:5) \end{array}$
1eff	INCFSZ	f,d	Increment f, skip if zero	$(f+1) \rightarrow d$ , skip if 0
24ff	INFSNZ	f,d	Increment f, skip if not zero	$(f+1) \rightarrow d$ , skip if not 0
b7kk	LCALL	k	Long Call (within 64k)	$ \begin{array}{l} (PC+1) \rightarrow TOS;  k \rightarrow \ PCL, \\ (PCLATH) \rightarrow PCH \end{array} $
0005	RETFIE		Return from interrupt, enable interrupt	$\begin{array}{l} (PCLATH) \to PCH:k \to PCL \\ 0 \to GLINTD \end{array}$
b6kk	RETLW	k	Return with literal in W	$k \rightarrow W$ , TOS $\rightarrow$ PC, (PCLATH unchanged)

### 16-Bit Core Program Control Instructions (Continued)

Hex	Mnemonic	Description	Function
0002	RETURN		TOS → PC (PCLATH unchanged)
33ff	TSTFSZ f	Test f, skip if zero	skip if f = 0

#### 16-Bit Core Special Control Instructions

Hex	Mnemonic	Description	Function
0004	CLRWDT	Clear watchdog timer	$ \begin{array}{l} 0 \rightarrow WDT, 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow PD, \ 1 \rightarrow TO \end{array} $
0003	SLEEP	Enter Sleep Mode	Stop oscillator, power down, $0 \rightarrow WDT$ , $0 \rightarrow WDT$ Prescaler $1 \rightarrow PD$ , $1 \rightarrow TO$

## Key to Enhanced 16-Bit Core Instruction Set

Field	Description		
FILE ADDRESSES			
f	8-bit file register address		
fs	12-bit source file register address		
fd	12-bit destination file register address		
dest	W register if d = 0; file register if d = 1		
r	0, 1, or 2 for FSR number		
LITERALS			
kk	8-bit literal value		
kb	4-bit literal value		
kc	bits 8-11 of 12-bit literal value		
kd	bits 0-7 of 12-bit literal value		
OFFSETS, ADDRES	SSES		
nn	8-bit relative offset (signed, 2's complement)		
nd	11-bit relative offset (signed, 2's complement)		
ml	bits 0-7 of 20-bit program memory address		
mm	bits 8-19 of 20-bit program memory address		
BITS			
b	bits 9-11; bit address		
d	bit 9; 0=W destination; 1=f destination		
а	bit 8; 0=access block; 1=BSR selects bank		
s	bit 0 (bit 8 for CALL); 0=no update; 1(fast)=update/save W, STATUS, BSR		

### **Enhanced 16-Bit Core Instruction Set**

#### **Enhanced 16-Bit Core Literal Operations**

Hex	Mnen	nonic	Description	Function
0F <i>kk</i>	ADDLW	kk	ADD literal to WREG	$W+kk \rightarrow W$
0B <i>kk</i>	ANDLW	kk	AND literal with WREG	$W$ .AND. $kk \rightarrow W$
0004	CLRWD		Clear Watchdog Timer	$\begin{array}{l} 0 \rightarrow WDT,  0 \rightarrow WDT \\ postscaler, \\ 1 \rightarrow TO, 1 \rightarrow PD \end{array}$
0007	DAW		Decimal Adjust WREG	if W<3:0> >9 or DC=1, W<3:0>+6 $\rightarrow$ W<3:0>, else W<3:0> $\rightarrow$ W<3:0>; if W<7:4> >9 or C=1, W<7:4>+6 $\rightarrow$ W<7:4>, else W<7:4> $\rightarrow$ W<7:4>,
09 <i>kk</i>	IORLW	kk	Inclusive OR literal with WREG	$W$ .OR. $kk \rightarrow W$
EE <i>kc</i> F0 <i>kd</i>	LFSR	r,kd:kc	Load 12-bit Literal to FSR (second word)	kd:kc → FSRr
01 <i>kb</i>	MOVLB	kb	Move literal to low nibble in BSR	$kb \rightarrow BSR$
0E <i>kk</i>	MOVLW	kk	Move literal to WREG	$kk \rightarrow W$
0D <i>kk</i>	MULLW	kk	Multiply literal with WREG	W * kk $\rightarrow$ PRODH:PRODL
08 <i>kk</i>	SUBLW	kk	Subtract W from literal	$kk-W \rightarrow W$
0A <i>kk</i>	XORLW	kk	Exclusive OR literal with WREG	W .XOR. $kk \rightarrow W$

#### **Enhanced 16-Bit Core Memory Operations**

Hex	Mnemonic	Description	Function
8000	TBLRD*	Table Read (no change to TBLPTR)	Prog Mem (TBLPTR) → TABLAT
0009	TBLRD*+	Table Read (post-increment TBLPTR)	Prog Mem $(TBLPTR) \rightarrow TABLAT$ $TBLPTR +1 \rightarrow TBLPTR$
000A	TBLRD*-	Table Read (post-decrement TBLPTR)	Prog Mem (TBLPTR) $\rightarrow$ TABLAT TBLPTR -1 $\rightarrow$ TBLPTR
000B	TBLRD+*	Table Read (pre-increment TBLPTR)	TBLPTR +1 → TBLPTR Prog Mem (TBLPTR) → TABLAT
000C	TBLWT*	Table Write (no change to TBLPTR)	TABLAT → Prog Mem(TBLPTR)
000D	TBLWT*+	Table Write (post-increment TBLPTR)	TABLAT → Prog Mem(TBLPTR) TBLPTR +1 → TBLPTR
000E	TBLWT*-	Table Write (post-decrement TBLPTR)	TABLAT → Prog Mem(TBLPTR) TBLPTR -1 → TBLPTR
000F	TBLWT+*	Table Write (pre-increment TBLPTR)	TBLPTR +1 → TBLPTR TABLAT → Prog Mem(TBLPTR)

#### **Enhanced 16-Bit Core Control Operations**

			5 10	
Hex	Mnen	nonic	Description	Function
E2nn	ВС	nn	Relative Branch if Carry	if C=1, PC+2+2*nn $\rightarrow$ PC, else PC+2 $\rightarrow$ PC
E6nn	BN	nn	Relative Branch if Negative	if N=1, PC+2+2*nn→PC,else PC+2→PC
E3nn	BNC	nn	Relative Branch if Not Carry	if C=0, PC+2+2*nn→PC, else PC+2→PC
E7nn	BNN	nn	Relative Branch if Not Negative	if N=0, PC+2+2*nn→PC, else PC+2→PC
E5nn	BNOV	nn	Relative Branch if Not Overflow	if OV=0, PC+2+2*nn→PC, else PC+2→PC
E1 <i>nn</i>	BNZ	nn	Relative Branch if Not Zero	if Z=0, PC+2+2*nn→PC, else PC+2→PC
E4nn	BOV	nn	Relative Branch if Overflow	if OV=1, PC+2+2*nn→PC, else PC+2→PC
D0 <i>nd</i>	BRA	nd	Unconditional relative branch	PC+2+2*nd→ PC
E0nn	BZ	nn	Relative Branch if Zero	if Z=1, PC+2+2*nn→PC, else PC+2→PC
ECml Fmm	CALL	mm:ml,s	Absolute Subroutine Call (second word)	$\begin{array}{l} PC+4 \to TOS, \\ mm:ml \to PC<20:1>, \\ if \ s=1,  W \to WS, \\ STATUS \to STATUSS, \\ BSR \to BSRS \end{array}$
EFmI Fmm	GOTO	mm:ml	Absolute Branch (second word)	mm:ml $\rightarrow$ PC<20:1>
0000	NOP		No Operation	No operation
0006	POP		Pop Top/stack	TOS-1 → TOS
0005	PUSH		Push Top/stack	PC +2→ TOS
D8nd	RCALL	nd	Relative Subroutine Call	$\begin{array}{l} \text{PC+2} \rightarrow \text{TOS}, \\ \text{PC+2+2*nd} \rightarrow \text{PC} \end{array}$
00FF	RESET		Generate a Reset (same as MCR reset)	same as MCLR reset
0010	RETFIE	S	Return from interrupt (and enable inter- rupts)	$\begin{split} TOS \to & PC, \ 1 \to GIE/GIEH \\ or \ & PEIE/GIEL, \\ if \ & s=1, \ WS \to W, \\ STATUSS \to & STATUS, \\ BSRS \to & BSR, \\ PCLATU/PCLATH \ & unchngd. \end{split}$
0C <i>kk</i>	RETLW	kk	Return from subroutine, literal in W	$kk \rightarrow W$
0012	RETURN	S	Return from subroutine	$ \begin{array}{l} \text{TOS} \rightarrow \text{PC, if s=1, WS} \rightarrow \text{W,} \\ \text{STATUSS} \rightarrow \text{STATUS,} \\ \text{BSRS} \rightarrow \text{BSR,} \\ \text{PCLATU/PCLATH are} \\ \text{unchanged} \end{array} $
0003	SLEEP		Enter SLEEP Mode	$\begin{array}{l} 0 \rightarrow WDT,  0 \rightarrow WDT \\ postscaler, \\ 1 \rightarrow TO,  0 \rightarrow PD \end{array}$

#### **Enhanced 16-Bit Core Bit Operations**

Hex	Mnemonic		Description	Function
9 <i>bf</i>	BCF	f,b,a	Bit Clear f	$0 \rightarrow f < b >$
8 <i>bf</i>	BSF	f,b,a	Bit Set f	$1 \to f < b >$
Bbf	BTFSC	f,b,a	Bit test f, skip if clear	if f <b>=0, PC+4→PC, else PC+2→PC</b>
Abf	BTFSS	f,b,a	Bit test f, skip if set	if f <b>=1, PC+4→PC, else PC+2→PC</b>
7bf	BTG	f,b,a	Bit Toggle f	$f < b > \rightarrow f < b >$

#### Enhanced 16-Bit Core File Register Operation

Hex	Mnen	nonic	Description	Function
24 <i>f</i>	ADDWF	f,d,a	ADD WREG to f	W+f $\rightarrow$ dest
20 <i>f</i>	ADDWFC	f,d,a	ADD WREG and	W+f+C $\rightarrow$ dest
			Carry bit to f	
14 <i>f</i>	ANDWF	f,d,a	AND WREG with f	W .AND. $f \rightarrow dest$
6A <i>f</i>	CLRF	f,a	Clear f	$0 \rightarrow f$
1C <i>f</i>	COMF	f,d,a	Complement f	$f \rightarrow dest$
62 <i>f</i>	CPFSEQ	f,a	Compare f with WREG, skip if f=WREG	f–W, if f=W, PC+4 $\rightarrow$ PC else PC+2 $\rightarrow$ PC
64 <i>f</i>	CPFSGT	f,a	Compare f with WREG, skip if f > WREG	f–W, if f > W, PC+4 $\rightarrow$ PC else PC+2 $\rightarrow$ PC
60 <i>f</i>	CPFSLT	f,a	Compare f with WREG, skip if f < WREG	f–W, if f < W, PC+4 $\rightarrow$ PC else PC+2 $\rightarrow$ PC
04 <i>f</i>	DECF	f,d,a	Decrement f	$f-1 \rightarrow dest$
2C <i>f</i>	DECFSZ	f,d,a	Decrement f, skip if 0	f–1 $\rightarrow$ dest, if dest=0, PC+4 $\rightarrow$ PC else PC+2 $\rightarrow$ PC
4Cf	DCFSNZ	f,d,a	Decrement f, skip if not 0	$ \begin{array}{l} \text{f-1} \rightarrow \text{dest, if dest} \neq 0, \\ \text{PC+4} \rightarrow \text{PC} \\ \text{else PC+2} \rightarrow \text{PC} \end{array} $
28 <i>f</i>	INCF	f,d,a	Increment f	f+1 → dest
3Cf	INCFSZ	f,d,a	Increment f, skip if 0	$f+1 \rightarrow dest$ , if $dest=0$ , $PC+4 \rightarrow PC$ else $PC+2 \rightarrow PC$
48 <i>f</i>	INFSNZ	f,d,a	Increment f, skip if not 0	$f+1 \rightarrow dest$ , if $dest \neq 0$ , $PC+4 \rightarrow PC$ else $PC+2 \rightarrow PC$
10 <i>f</i>	IORWF	f,d,a	Inclusive OR WREG with f	W .OR. $f \rightarrow dest$
50 <i>f</i>	MOVF	f,d,a	Move f	$f \to dest$
Cfs Ffd	MOVFF	fs,fd	Move fs (first word) to fd (second word)	$fs \rightarrow fd$
6E <i>f</i>	MOVWF	f,a	Move WREG to f	$W \rightarrow f$
02 <i>f</i>	MULWF	f,a	Multiply WREG with f	$W * f \rightarrow PRODH:PRODL$
6C <i>f</i>	NEGF	f,a	Negate f	$f + 1 \rightarrow PRODH:PRODL$
34 <i>f</i>	RLCF	f,d,a	Rotate left f through Carry	register f C
44 <i>f</i>	RLNCF	f,d,a	Rotate left f (no carry)	register f  70  ✓

### **Enhanced 16-Bit Core File Register Operation** (Continued)

(Commusu)								
Hex	Mnemonic		Description	Function				
30 <i>f</i>	RRCF	f,d,a	Rotate right f through Carry	register f  70				
40 <i>f</i>	RRNCF	f,d,a	Rotate right f (no carry)	register f				
68 <i>f</i>	SETF	f,a	Set f	$0xFF \to f$				
54 <i>f</i>	SUBFWB	f,d,a	Subtract f from WREG with Borrow	W–f–C $\rightarrow$ dest				
5C <i>f</i>	SUBWF	f,d,a	Subtract WREG from f	$f$ –W $\rightarrow$ dest				
58 <i>f</i>	SUBWFB	f,d,a	Subtract WREG from f with Borrow	$\text{f-W-C} \rightarrow \text{dest}$				
38 <i>f</i>	SWAPF	f,d,a	Swap nibbbles of f					
66 <i>f</i>	TSTFSZ	f,a	Test f, skip if 0	$PC+4 \rightarrow PC$ , if f=0, else $PC+2 \rightarrow PC$				
18 <i>f</i>	XORWF	f,d,a	Exclusive OR WREG with f	W .XOR. $f \rightarrow dest$				

## PIC18CXXX Core Special Function Register Files

PRODH	FF4	INDF1	FE7	
PRODL	FF3	POSTINC1	FE6	
TOSU	FFF	POSTDEC1	FE5	
TOSH	FFE	PREINC1	FE4	
TOSL	FFD	PLUSW1	FE3	
STKPTR	FFC	FSR1H	FE2	
PCLATU	FFB	FSR1L	FE1	
PCLATH	FFA	INDF2	FDF	
PCL	FF9	POSTINC2	FDE	
TBLPTRU	FF8	POSTDEC2	FDD	
TBLPTRH	FF7	PREINC2	FDC	
TBLPTRL	FF6	PLUSW2	FDB	
TABLAT	FF5	FSR2H	FDA	
INDF0	FEF	FSR2L	FD9	
POSTINC0	FEE	WREG	FE8	
POSTDEC0	FED	BSR	FE0	
PREINC0	FEC	STATUS	FD8	
PLUSW0	FEB	INTCON	FF2	
FSR0H	FEA	INTCON2	FF1	
FSR0L	FE9	INTCON3	FF0	

#### **ASCII Character Set**

		Most Significant Character								
	Hex			2	3	4	5	6	7	
Least Significant Character	0			Space	0	@	Р	í	р	
	1	SOH	DC1	!	1	Α	Q	а	q	
	2	STX	DC2	"	2	В	R	b	r	
	3	ETX	DC3	#	3	С	S	С	s	
	4	EOT	DC4	\$	4	D	Т	d	t	
	5	ENQ	NAK	%	5	E	U	е	u	
	6	ACK	SYN	&	6	F	V	f	٧	
	7	Bell	ETB	,	7	G	W	g	W	
	8	BS	CAN	(	8	Н	Χ	h	Х	
	9	HT	EM	)	9	ı	Υ	i	у	
	Α	LF	SUB	*	:	J	Z	j	Z	
	В	VT	ESC	+	;	K	[	k	{	
	С	FF	FS	,	<	L	\	I		
	D	CR	GS	_	=	М	]	m	}	
	Е	SO	RS		>	N	٨	n	~	
	F	SI	US	/	?	0	_	0	DEL	

#### **MPLIB Usage Format**

MPLIB is invoked with the following syntax:

mplib [/q] /{ctdrx} LIBRARY [MEMBER...]

options:

/c create library; creates a new LIBRARY with the listed MEM-

BER(s)

/t list members; prints a table showing the names of the members

in the LIBRARY

/d delete member; deletes MEMBER(s) from the LIBRARY; if no

MEMBER is specified the LIBRARY is not altered

/r add/replace member; if MEMBER(s) exist in the LIBRARY, then they

are replaced, otherwise MEMBER is appended

to the end of the LIBRARY

/x extract member; if MEMBER(s) exist in the LIBRARY, then they

are extracted. If no MEMBER is specified, all

members will be extracted

/q quiet mode; no output is displayed

#### **MPLIB Usage Examples**

Suppose a library named  $\mathtt{dsp.lib}$  is to be created from three object modules named  $\mathtt{fft.o}$ ,  $\mathtt{fir.o}$ , and  $\mathtt{iir.o}$ . The following command line would produce the desired results:

```
mplib /c dsp.lib fft.o fir.o iir.o
```

To display the names of the object modules contained in a library file names dsp. lib, the following command line would be appropriate:

```
mplib /t dsp.lib
```