


NAME: SHUBHRANEEL PAL, SANYUKTA DEOGADE,
ADITI MISHRA, YASH AGARWAL, AKSHAT VIJAY
Part 1 Group 24

The FSM of Manchester encoding is as follows. This is a Moore output as the output depends only on present state.



The state 000 represents the state when valid = 0.

The input is 2 bit, D, V (in this order)

The upper states represent start of clock cycle and the lower states, the second half of clock cycle. The output is for each state is written beside the state. It is produced at double the input rate.

Outputs (for states)

$100 \rightarrow 0$, $101 \rightarrow 1$, $111 \rightarrow 1$, $110 \rightarrow 0$

The ^{left}~~right~~ states are used when data is 1
and the right states when data is 0.

Part 2

Input (FSM) = 3-bit \rightarrow H, V, T

Output (FSM) = 3-bit \rightarrow PH, PV, ST

	Output table							
	000	001	011	010	110	111	101	100
0	000	000	101	011	011	101	101	101
1	000	000	011	011	101	011	011	101

	Transition table							
	000	001	011	010	110	111	101	100
0	0	0	0	0	1	0	0	1
1	1	1	1	0	0	1	1	1

States \rightarrow 0 \rightarrow Previous pan was vertical
1 \rightarrow Previous pan was horizontal

