浙江大学实验报告

课程名称:_	计算机体系结构	实验类型:_	综合	
实验名称:	Lab2:Pipelined CPU supporting			
指导教师:	何水兵	完成日期:	2023年11月7日	

实验分工

姓名: 蒋奕 3210103803

同组学生姓名: 黄俊涛 3210101831

分工情况:

蒋奕:ExceptionUnit 模块+仿真设计状态机进行 STATE_IDLE,STATE_MEPC,STATE_MCAUSE 之间的转换(时钟正边沿),进行 epc 和 mcause 寄存器的记录,生成 reg 的 flush 信号(时钟负边沿)。最后仿真,验证并且得到结果。

黄俊涛: ExceptionUnit 模块+仿真

1 实验目的和要求

- Understand the principle of CPU exception & interrupt and its processing procedure.
- Master the design methods of pipelined CPU supporting exception & interrupt.
- master methods of program verification of Pipelined CPU supporting exception & interrupt.

2 实验内容和原理

2.1 实验内容

- Design of Pipelined CPU supporting exception & interrupt including:
 - 1. Design datapath
 - 2. Design Co-processor & Controller
- Verify the Pipelined CPU with program and observe the execution of program

2.2 实验原理

• CSR instruction

In this experiment, the following CSR instructions need to be supported The following is a representation of the input and output signals for a given CSRRegs module:

csr		rs1	001	rd	1110011	CSRRW
csr		rs1	010	rd	1110011	CSRRS
csr		rs1	011	$_{\mathrm{rd}}$	1110011	CSRRC
csr		uimm	101	$_{\mathrm{rd}}$	1110011	CSRRWI
csr		uimm	110	rd	1110011	CSRRSI
csr		uimm	111	rd	1110011	CSRRCI
00000000000		00000	000	00000	1110011	ECALL
0011000	00010	00000	000	00000	1110011	MRET

表 1: CSRRegs

Signal Name	Signal Type	Bit Width	Description
clk	Input	-	Clock signal
rst	Input	-	Reset signal
raddr	Input	12 bits	Read address
waddr	Input	12 bits	Write address
wdata	Input	32 bits	Write data
csr_w	Input	-	Control signal indicating CSR write operation
csr_wsc_mode	Input	2 bits	Mode of CSR write operation
rdata	Output	32 bits	Read data
mstatus	Output	32 bits	Value of the M-status register
mepc	Input	32 bits	Machine Exception Program Counter
mcause	Input	32 bits	Machine Exception Cause Register

· exception detection

The top-level data path has already passed in the exception detection signal to ExceptionUnit. It only needs to judge the exception based on the input signal. Then go to the exception handling part. The following are the input signals for exception detection:

表 2: Signal Descriptions

Signal Name	Description
input illegal_inst	Illegal instruction
input l_access_fault	Load instruction access fault
input s_access_fault	Store instruction access fault
input ecall_m	Environment call (ecall)

• Exception handling

We need to handle exceptions when processing request:

- 1. Access error exception: The physical memory address does not support access
- 2. Environment call exception: Occurs when executing the ecall instruction
- 3. Illegal instruction exception: Invalid opcode found during decoding phase

When an exception/interruption occurs, the hardware status transition is as follows:

- 1. The PC of the exception instruction is saved in mepc, and the PC is set to mtvec. mepc points to the instruction that caused the exception; for interrupts, it points to the location where execution should resume after the interrupt is handled.
- 2. Set meause according to the source of the exception, and set mtval to the address of the error or other information words applicable to the specific exception.
- 3. Set the MIE bit in the control status register mstatus to zero to disable interrupts and retain the previous MIE value in MPIE.
- 4. The permission mode before the exception occurs is retained in the MPP domain of mstatus, and then the permission mode is changed to M.

表 3: Address, Name, and Description for regs

Address	Name	Description	
0x300	mstatus	Machine status register	
0x305	mtvec	Machine trap-handler base address	
0x341	mepc	Machine exception program counter	
0x342	mcause	Machine trap cause	
0x343	mtval	Machine bad address or instruction	

Exception Handling Steps: When an exception occurs:


- 1. mstatus: Set MIE to 0 to disable interrupts and save the original MIE value in MPIE.
- 2. mtvec: Set the current PC as mtvec.
- 3. mepc: Save the address of the instruction that caused the exception.
- 4. mcause: For exceptions, set the highest bit to 0, and the lower bits as follows:
 - Illegal instruction exception: Set the lower bits to 2.
 - Load access exception: Set the lower bits to 5.
 - Store access exception: Set the lower bits to 7.
 - Ecall environment call exception: Set the lower bits to 11.
- 5. mtval: For access exceptions: Store the address that caused the error.
 - For an illegal instruction exception: Store the illegal instruction itself. For other exceptions: Set to 0.

After handling the exception: When detecting the mret instruction, perform the following steps:

- 1. Set the PC register to mepc (which now holds the address after incrementing by 4, not the exception instruction address).
- 2. Copy the MPIE field from mstatus to the MIE field to restore the previous interrupt enable settings (this is the reverse operation of what was done when the exception occurred).

In all, we use state machine to represent this:

Exception Handling and Instruction Flow:



1. STATE_IDLE \rightarrow (exception or interruption) STATE_MEPC

- Write to mstatus.
- Flush all pipeline registers.
- If it's an exception (not an interrupt), cancel register writes.
- Record epc and cause.

2. STATE_MEPC \rightarrow STATE_MCAUSE

- Write epc to mepc.
- Read mtvec.
- Set the redirect PC mux (next cycle PC mtvec).

3. STATE_MCAUSE \rightarrow STATE_IDLE

- Write cause to mcause.

4. STATE_IDLE \rightarrow (mret) STATE_IDLE


- Write to mstatus.
- Read mepc.
- Set the redirect PC mux (next cycle PC mepc).
- Flush pipeline registers (EM, DE, FD).

5. STATE_IDLE \rightarrow (CSR instructions) STATE_IDLE

- Perform CSR (Control and Status Register) operations.

6. STATE_IDLE \rightarrow (other) STATE_IDLE

The schematic is as follows:



3 实验过程和数据记录及结果分析

3.1 实验过程

The details of exception unit can be seen in comments of the corresponding code.

• Complete the ExceptionUnit.v file

```
`timescale 1ns / 1ps
    module ExceptionUnit(
        input clk, rst,
        input csr_rw_in,
        input[1:0] csr_wsc_mode_in,
        input csr_w_imm_mux,
        input[11:0] csr_rw_addr_in,
        input[31:0] csr_w_data_reg,
        input[4:0] csr_w_data_imm,
10
        output[31:0] csr_r_data_out,
11
12
        input interrupt,
13
        input illegal_inst,
14
        input l_access_fault,
```

```
input s_access_fault,
16
        input ecall_m,
17
18
        input mret,
20
        input[31:0] epc_cur,
21
        input[31:0] epc_next,
22
        output[31:0] PC_redirect,
23
        output redirect_mux,
24
        output reg_FD_flush, reg_DE_flush, reg_EM_flush, reg_MW_flush,
26
        output RegWrite_cancel
27
    );
28
29
        reg[11:0] csr_waddr = 0;
30
        wire[11:0] csr_raddr;
31
        reg[31:0] csr_wdata = 0;
32
        reg csr_w = 0;// csr write enable
33
        reg[1:0] csr wsc = 0;
34
        parameter CSR_WRITE_MODE = 2'b01;
35
        parameter CSR_SET_MODE = 2'b10;
        parameter CSR_CLEAR_MODE = 2'b11;
37
        parameter WRITE_ENABLE = 1'b1;
        parameter WRITE_DISABLE = 1'b0;
        wire[31:0] mstatus;
40
        parameter IS_CSR_INSTRUCTIONS = 1'b1;
41
        parameter MSTATUS_ADDR = 12'h300;
42
        parameter MTVEC_ADDR = 12'h305;
43
        parameter MEPC_ADDR = 12'h341;
        parameter MCAUSE_ADDR = 12'h342;
45
        parameter MTVAL_ADDR = 12'h343;
46
        parameter MIP_ADDR = 12'h344;
47
        parameter STATE IDLE = 2'b00;
48
        parameter STATE_MEPC = 2'b01;
        parameter STATE_MCAUSE = 2'b10;
        reg[1:0] currentState = STATE_IDLE;
        CSRRegs csr(.clk(clk),.rst(rst),.csr_w(csr_w),.raddr(csr_raddr)
52
        ,.waddr(csr_waddr),
             .wdata(csr_wdata),.rdata(csr_r_data_out),.mstatus(mstatus),.
53
        .csr_wsc_mode(csr_wsc));
        reg[31:0] mcauseRecorder = 0;
54
        reg[31:0] epcRecorder = 0;
55
```

```
// do things when negedge
56
         always @(negedge clk) begin
57
             case(currentState)
58
             STATE_IDLE: begin
             // write mstatus
60
             // flush all the pipeline registers
61
             // if exception (not interrupt), cancal regwrite
62
             // record epc and cause
63
                 //exception or interrupt
64
                 if((mstatus[3] && interrupt) | illegal_inst |
     → l_access_fault | s_access_fault | ecall_m) begin
                      //write mstatus
66
                      csr waddr = MSTATUS ADDR;
67
                      csr_wdata = {mstatus[31:8], mstatus[3],
68
       mstatus[6:4], 1'b0, mstatus[2:0]};
                      csr_w = WRITE_ENABLE;
69
                      csr_wsc = CSR_WRITE_MODE;
70
                      //record epc & mcause
71
                      epcRecorder = epc_cur;
72
                      if(interrupt) begin
73
                          mcauseRecorder = 1 << 31;</pre>
                      end
75
                      else if(illegal_inst) begin
                          mcauseRecorder = 2;
77
                      end
78
                      else if(l_access_fault) begin
79
                          mcauseRecorder = 5;
80
                      end
81
                      else if(s_access_fault) begin
                          mcauseRecorder = 7;
83
                      end
84
                      else if(ecall_m) begin
85
                          mcauseRecorder = 11;
86
                      end
                      else begin
                          mcauseRecorder = 0;
                      end
90
                 end
91
                 //mret
92
                 else if(mret) begin
93
                      // write mstatus
                      // read mepc
95
```

```
// set redirect pc mux (next cycle pc -> mepc)
96
                       // flush pipeline registers (EM, DE, FD)
97
                       csr_waddr = MSTATUS_ADDR;
98
                       csr_wdata = {mstatus[31:8], mstatus[3],
         mstatus[6:4], 1'b0, mstatus[2:0]};
                       csr_w = WRITE_ENABLE;
100
                       csr_wsc = CSR_WRITE_MODE;
101
                  end
102
                  //csr instructions
103
                  else if(csr_rw_in == IS_CSR_INSTRUCTIONS) begin
104
                       //csr operations
105
                       csr_waddr = csr_rw_addr_in;
106
                       if (csr_w_imm_mux) begin
107
                           // write immediate number
108
                           csr_wdata = {27'b0, csr_w_data_imm};
109
                       end
110
                       else begin
111
                           // write reg data
112
                           csr_wdata = csr_w_data_reg;
113
                       end
114
                       csr_w = csr_rw_in;
115
                       csr_wsc = csr_wsc_mode_in;
116
                  end
                  //other
118
                  else begin
119
                       csr_w = WRITE_DISABLE;
120
                  end
121
              end
122
123
              STATE_MEPC: begin
124
                  // write epc to mepc
125
                  // read mtvec
126
                  // set redirect pc mux (next cycle pc -> mtvec)
127
                  // assign redirect_mux = (((currentState ==
128
         STATE_IDLE)) & mret)|(currentState == STATE_MEPC);
                  csr_waddr = MEPC_ADDR;
129
                  csr_wdata = epcRecorder;
130
                  csr_w = WRITE_ENABLE;
131
                  csr_wsc = CSR_WRITE_MODE;
132
133
              end
134
              STATE_MCAUSE: begin
135
```

```
// write cause to mcause
136
                   csr_waddr = MCAUSE_ADDR;
137
                   csr_wdata = mcauseRecorder;
138
                   csr_w = WRITE_ENABLE;
                   csr_wsc = CSR_WRITE_MODE;
140
              end
141
              endcase
142
          end
143
          //state change when posedge
144
          always @(posedge clk) begin
145
              case(currentState)
              STATE_IDLE: begin
147
                   // exception or interrupt
148
                   if((mstatus[3] && interrupt) | illegal_inst |
149
        l_access_fault | s_access_fault | ecall_m) begin
                        currentState <= STATE_MEPC;</pre>
150
                   end
151
                   // mret
152
                   else if(mret) begin
153
                        currentState <= STATE_IDLE;</pre>
154
                   end
155
                   // csr instructions
156
                   else if(csr_rw_in) begin
                        currentState <= STATE_IDLE;</pre>
158
                   end
159
                   // other
160
                   else begin
161
                        currentState <= STATE_IDLE;</pre>
162
                   end
163
              end
              STATE_MEPC: begin
165
                   currentState <= STATE_MCAUSE;</pre>
166
              end
167
              STATE_MCAUSE: begin
168
                   currentState <= STATE_IDLE;</pre>
169
              end
170
              endcase
171
          end
172
173
          assign csr_raddr = ((currentState == STATE_IDLE)) ?
174
                                 (((mstatus[3] && interrupt) | illegal_inst
175
          | l_access_fault | s_access_fault | ecall_m) ? //exception or
          interrupt
```

```
O : mret ? MEPC_ADDR // read mepc in
176
         STATE_IDLE -> (mret) STATE_IDLE
                              : csr_rw_in ? csr_rw_addr_in : 0 ) : // csr
177
         instructions read address of csr regs
                              ((currentState == STATE_MEPC) ? MTVEC_ADDR
178

→ : 0); // read mtvec in STATE_MEPC → STATE_MCAUSE
         assign PC_redirect = csr_r_data_out;
179
         // STATE_IDLE -> (mret) STATE_IDLE ==> set redirect pc mux
180
      // STATE_MEPC -> STATE_MCAUSE ==> set redirect pc mux (next
181

    cycle pc → mtvec)

         assign redirect_mux = (((currentState == STATE_IDLE)) && mret)
182
                                  (currentState == STATE_MEPC);
183
         // flush all the pipeline registers when STATE_IDLE -->
184
      \hookrightarrow STATE_MEPC
         assign reg_FD_flush = reg_EM_flush;
185
         assign reg_DE_flush = reg_FD_flush;
186
         assign reg_EM_flush = reg_MW_flush ||
187
                              (((currentState == STATE_IDLE)) && mret);
188
         // flush pipeline registers (EM, DE, FD) when STATE_IDLE -->
189


    STATE_IDLE (mret)

         assign reg_MW_flush = (((currentState == STATE_IDLE)) &&
190
        ((mstatus[3] && interrupt) |
                                   illegal_inst |
191
                                   l_access_fault |
192
                                   s_access_fault |
193
                                   ecall_m)) ||
194
                                  (currentState == STATE_MEPC);
195
         // if exception (not interrupt), cancal regwrite when
196
      → STATE_IDLE --> STATE_IDLE (exception or interrupt)
         assign RegWrite_cancel = ((currentState == STATE_IDLE)) &&
197
                                  (illegal inst |
198
                                  l_access_fault |
                                  s_access_fault |
                                  ecall_m);
201
     endmodule
202
```

3.2 数据记录及结果分析

Since there are many cases in simulation wave, I only take some examples to show. For the convenience of explanation, all my explanations below are for the positions corresponding to the **yellow vertical lines** in the simulation diagram.


· illegal instruction



The related code block is as follows:


PC_IF	Instruction	Function
0x40	addi x0, x0, 0	0x12 is illegal decode of instruction
0x78	csrr x25, 0x341	label is trap

PC_IF jump from 0x40 to 0x78. When we decode the instruction, we find 0x00000012 for addi x0,x0,0 is illegal instruction, then write mstatus, flush all the pipeline registers, cancal regwrite, record epc = current epc and cause = 2.



When we finish handling illegal instruction, we execute mret to return to the instruction just after the illegal address because the trap program does.

· load access fault




The related code block is as follows:

PC_IF	Instruction	Function
0x4C	lw x1, 128(x0)	1 access fault
0x78	csrr x25, 0x341	label is trap

While the RAM is as follows:


NO.	Data	Addr.	Comment	NO.	Data	Addr.	Comment
0	000080BF	0	Comment			40	Comment
U				16	00000000	40	
1	8000000	4		17	00000000	44	
2	00000010	8		18	00000000	48	
3	00000014	С		19	00000000	4C	
4	FFFF0000	10		20	A3000000	50	
5	0FFF0000	14		21	27000000	54	
6	FF000F0F	18		22	79000000	58	
7	F0F0F0F0	1C		23	15100000	5C	
8	00000000	20		24	00000000	60	
9	00000000	24		25	00000000	64	
10	00000000	28		26	00000000	68	
11	00000000	2C		27	00000000	6C	
12	00000000	30		28	00000000	70	
13	00000000	34		29	00000000	74	
14	00000000	38		30	00000000	78	
15	00000000	3C		31	00000000	7C	

Because $128_{10} = 80_{16}$. 80_{16} is beyond the range of the RAM. PC_IF jump from 0x4C to 0x78. Then we write mstatus , flush all the pipeline registers, cancal regwrite, record epc = current epc and cause = 5.



When we finish handling load access fault, we execute mret to return to the instruction just after the load access fault because the trap program does.


· store access fault



The related code block is as follows:


PC_IF	Instruction	Function
0x54	sw x1, 128(x0)	s access fault
0x78	csrr x25, 0x341	label is trap

Because $128_{10} = 80_{16}$. 80_{16} is beyond the range of the ram. PC_IF jump from 0x54 to 0x78. Then we write mstatus, flush all the pipeline registers, cancal regwrite, record epc = current epc and cause = 7.



When we finish handling store access fault, we execute mret to return to the instruction just after the store access fault because the trap program does.

• ecall





The related code block is as follows:

PC_IF	Instruction	Function
0x38	ecall	ecall
0x78	csrr x25, 0x341	label is trap

PC_IF jump from 0x38 to 0x78. Then we write mstatus, flush all the pipeline registers, cancal regwrite, record epc = current epc and cause = 11.

• CSR instructions







The related code block is as follows:

PC_IF	Instruction	Function
0x18	csrrwi x1, 0x306, 16	x1<=CSR[6],CSR[6]<=16
0x1C	csrr x1, 0x306	x1<=CSR[6]

Since 0x306 correspond with CSR[6], we can see that firstly, x1 set to 0 and CSR[6] set to 16, secondly, x1 set to 16.





The related code block is as follows:

PC_IF	Instruction	Function
0x30	csrw 0x305, x1	$CSR[5] \le x1$

Since 0x305 correspond with CSR[5], we can see that firstly, x1 set to CSR[5](0x78).

4 讨论与心得

This experiment mainly focuses on the handler after triggering the exception, which involves the modification of some specific registers. We need to add the function of supporting exception and interrupt processing to the pipeline CPU, which is mainly divided into: The first is to support the normal execution of CSR-type RISC-V instructions. This part does not include exception handling, so we can use normal instructions in the Trap test program; the second part is exception. Just read and write CSRRegs according to the general steps of exception handling; the last part is exception return. When the mret signal is reached, read mepc+4 and jump. The overall idea of Experiment 2 is very clear and has a close connection with the os lab.