浙江大学实验报告

| 课程名称:_ | 计算机体系结构 | 实验类型:_ | 综合 | |
|--------|-------------------------------|--------|-------------|--|
| 实验名称: | Lab4:pipelined CPU with cache | | | |
| 指导教师: | 何水兵 | 完成日期: | 2023年11月14日 | |

实验分工

姓名: 蒋奕 3210103803

同组学生姓名: 黄俊涛 3210101831

分工情况:

蒋奕: cmu 模块+设计测试仿真

cmu 采用状态机实现,最终通过仿真和上板子结果验证。

黄俊涛: cmu 模块 + 设计测试仿真

1 实验目的和要求

- Understand the principle of Cache Management Unit (CMU) and State Machine of CMU.
- Understand the principle of Cache Management Unit (CMU) and State Machine of CMU.
- Master verification methods of CMU and compare the performance of CPU when it has cache
 or not.
- Master the design methods of CMU and Integrate it to the CPU.

2 实验内容和原理


2.1 实验内容


- Design of Cache Management Unit and integrate it to CPU.
- Observe and Analyze the Waveform of Simulation.
- Compare the performance of CPU when it has cache or not.

2.2 实验原理

• Structure of Circuit

Compared to lab2, we add a line from data memory to ctrl unit. The curcuit is as follows:





• Structure of State Machine

The schematic is as above:

Cache operations occur on the neg edge of the current state, while memory operations occur on the pos edge of the current state. Each state has meaning:

- 1. **S_IDLE:** Idle state; no memory operations. Cache operations continue if there is a hit, keeping the system in this state.
- 2. **S_PRE_BACK:** To facilitate writing back, perform a cache read operation.
- 3. **S_BACK:** On the rising edge, write back the data from the previous state to memory. On the falling edge, read the data to be written back from the cache. This process continues until the entire cache line is written back. Since memory operations take 4 cycles to complete, wait for the memory acknowledgment signal before changing the state.
- 4. **S_FILL:** On the rising edge, read data from memory. On the falling edge, write data to the cache. This process continues until the entire cache line is filled. Similar to **S_BACK**, wait for the memory acknowledgment signal.
- 5. **S_WAIT:** Execute cache operations that couldn't be performed earlier due to a miss.

3 实验过程和数据记录及结果分析

3.1 实验过程

The details of cache can be seen in comments of the corresponding code.

• state IDLE

state BACK

In this lab, in order to simulate Memory being slower than Cache, a counter has been manually set up. The state transition occurs only every 4 clock cycles.

```
S_BACK: begin
    if (mem_ack_i &&
```

• state FILL

In this lab, in order to simulate Memory being slower than Cache, word count has been manually set up. The state transition occurs only every 4 clock cycles.

```
S_FILL: begin
    if (mem_ack_i &&
        word_count == {ELEMENT_WORDS_WIDTH{1'b1}})
            next_state = S_WAIT;
    else
            next_state = S_FILL;
    if (mem_ack_i)
            next_word_count = word_count + 2'b01;
    else
            next_word_count = word_count;
    end
• state WAIT
```

next_state = S_IDLE;
next_word_count = 2'b00;
end

For the control part of the cache, we should do as follows:

S_WAIT: begin

• S_IDLE and S_WAIT

The cache operates normally. The cache_store signal is set to 1 because there is no need to transfer data from memory to the cache in these states.

```
cache_din = data_w;
```

• S_BACK, S_PRE_BACK

end

Due to the need to write back dirty data from the cache to memory, CPU should not operate on the cache during this time. Therefore, we ought to set cache_load, cache_edit, and cache_store to 0. Additionally, no data needs to be loaded into the cache during this operation.

• S_FILL

In S_FILL, data is read from memory and placed into cache. To prevent unexpected issues like overwriting data, it's necessary to stop CPU from writing to cache or modifying data in cache. If mem_ack_i is 1, indicating that the cache has successfully read data from memory, the cache data can be written back to memory. Therefore, cache_store is set to 1. Since data is read from memory, cache_din is set to mem_data_i.

stall signal

In CMU unit, stall signal is used to pause the execution of instructions in the CPU. When there is communication between the cache and memory, stall signal needs to be set to 1. Therefore, except for the S_IDLE state, a pause in the execution of instructions is required in all other states.

```
assign stall = (next_state != S_IDLE);
```

• Complete the cache.v file

```
module cmu (
             // CPU side
2
                      input clk,
                      input rst,
                      input [31:0] addr_rw,
                      input en_r,
                      input en_w,
             input [2:0] u_b_h_w,
                      input [31:0] data_w,
                      output [31:0] data_r,
10
                      output stall,
11
12
             // mem side
13
                      output reg mem_cs_o = 0,
14
                      output reg mem_we_o = 0,
15
                      output reg [31:0] mem_addr_o = 0,
16
                      input [31:0] mem_data_i,
                      output [31:0] mem_data_o,
                      input mem_ack_i,
19
20
             // debug info
21
             output [2:0] cmu_state
22
             );
23
24
         `include "addr_define.vh"
25
26
         reg [ADDR_BITS-1:0] cache_addr = 0;
27
         reg cache_load = 0;
28
         reg cache_store = 0;
         reg cache_edit = 0;
         reg [2:0] cache_u_b_h_w = 0;
         reg [WORD_BITS-1:0] cache_din = 0;
32
         wire cache_hit;
33
         wire [WORD_BITS-1:0] cache_dout;
34
         wire cache_valid;
35
         wire cache_dirty;
         wire [TAG_BITS-1:0] cache_tag;
37
38
         cache CACHE (
39
             .clk(~clk),
40
```

```
.rst(rst),
41
              .addr(cache_addr),
42
              .load(cache_load),
43
              .store(cache_store),
44
              .edit(cache_edit),
45
              .invalid(1'b0),
46
              .u_b_h_w(cache_u_b_h_w),
47
              .din(cache_din),
48
              .hit(cache_hit),
49
              .dout(cache_dout),
              .valid(cache_valid),
              .dirty(cache_dirty),
52
              .tag(cache_tag)
53
         );
54
55
         localparam
              S_{IDLE} = 0,
57
              S_PRE_BACK = 1,
58
              S_BACK = 2,
59
              S_FILL = 3,
60
              S_WAIT = 4;
61
62
         reg [2:0]state = 0;
         reg [2:0]next_state = 0;
64
         reg [ELEMENT_WORDS_WIDTH-1:0] word_count = 0;
65
         reg [ELEMENT_WORDS_WIDTH-1:0]next_word_count = 0;
66
         assign cmu_state = state;
67
         always @ (posedge clk) begin
              if (rst) begin
70
                  state <= S_IDLE;</pre>
71
                  word_count <= 2'b00;</pre>
72
              end
73
              else begin
                  state <= next_state;</pre>
                  word_count <= next_word_count;</pre>
              end
77
         end
78
         // state ctrl
80
         always @ (*) begin
81
              if (rst) begin
82
```

```
next_state = S_IDLE;
83
                  next_word_count = 2'b00;
84
              end
85
              else begin
                  case (state)
87
                       S_IDLE: begin
88
                           if (en_r || en_w) begin
89
                                if (cache_hit)
90
                                    next_state = S_IDLE;
91
                                else if (cache_valid && cache_dirty)
                                    next_state = S_PRE_BACK;
93
                                else
94
                                    next_state = S_FILL;
95
                           end
96
                           next_word_count = 2'b00;
97
                       end
                       S_PRE_BACK: begin
100
                           next_state = S_BACK;
101
                           next_word_count = 2'b00;
102
103
                       end
104
                       S_BACK: begin
105
                           if (mem_ack_i && word_count ==
106
         {ELEMENT_WORDS_WIDTH{1'b1}}) // 2'b11 in default case
                                next_state = S_FILL;
107
                           else
108
                                next_state = S_BACK;
109
110
                           if (mem_ack_i)
111
                                next_word_count = word_count + 2'b01;
112
                           else
113
                                next_word_count = word_count;
114
                       end
115
                       S_FILL: begin
117
                           if (mem_ack_i && word_count ==
118
        {ELEMENT_WORDS_WIDTH{1'b1}})
                                next_state = S_WAIT;
119
120
                           else
                                next_state = S_FILL;
121
122
```

```
if (mem_ack_i)
123
                                next_word_count = word_count + 2'b01;
124
                           else
125
                                next_word_count = word_count;
126
                       end
127
128
                       S_WAIT: begin
129
                           next_state = S_IDLE;
130
                           next_word_count = 2'b00;
131
                       end
132
                   endcase
133
              end
134
          end
135
136
          // cache ctrl
137
          always @ (*) begin
138
              case(state)
139
                  S_IDLE, S_WAIT: begin
140
                       cache_addr = addr_rw;
141
                       cache_load = en_r;
142
                       cache_edit = en_w;
143
                       cache_store = 1'b0;
144
                       cache_u_b_h_w = u_b_h_w;
                       cache_din = data_w;
146
                   end
147
                  S_BACK, S_PRE_BACK: begin
148
                       cache_addr = {addr_rw[ADDR_BITS-1:BLOCK_WIDTH],
149
         next_word_count, {ELEMENT_WORDS_WIDTH{1'b0}}};
                       cache_load = 1'b0;
150
                       cache_edit = 1'b0;
151
                       cache_store = 1'b0;
152
                       cache_u_b_h_w = 3'b010;
153
                       cache din = 32'b0;
154
                   end
155
                  S_FILL: begin
                       cache_addr = {addr_rw[ADDR_BITS-1:BLOCK_WIDTH],
157
        word_count, {ELEMENT_WORDS_WIDTH{1'b0}}};
                       cache_load = 1'b0;
158
                       cache edit = 1'b0;
159
                       cache_store = mem_ack_i;
160
                       cache_u_b_h_w = 3'b010;
161
                       cache_din = mem_data_i;
162
```

```
end
163
              endcase
164
          end
165
          assign data_r = cache_dout;
166
167
          // mem ctrl
168
          always @ (*) begin
169
              case (next_state)
170
                   S_IDLE, S_PRE_BACK, S_WAIT: begin
171
                       mem_cs_o = 1'b0;
172
                       mem_we_o = 1'b0;
173
                       mem_addr_o = 32'b0;
174
                   end
175
176
                   S_BACK: begin
177
                       mem_cs_o = 1'b1;
178
                       mem_we_o = 1'b1;
179
                       mem_addr_o = {cache_tag,
180
          addr_rw[ADDR_BITS-TAG_BITS-1:BLOCK_WIDTH], next_word_count,
          {ELEMENT_WORDS_WIDTH{1'b0}}};
                   end
181
182
                   S_FILL: begin
183
                       mem_cs_o = 1'b1;
184
                       mem_we_o = 1'b0;
185
                       mem_addr_o = {addr_rw[ADDR_BITS-1:BLOCK_WIDTH],
186
         next_word_count, {ELEMENT_WORDS_WIDTH{1'b0}}};
                   end
187
              endcase
188
          end
189
          assign mem_data_o = cache_dout;
190
191
          assign stall = (next_state != S_IDLE);
192
193
     endmodule
194
```

3.2 数据记录及结果分析


Since there are many cases in simulation wave, I only take some examples to show. For the convenience of explanation, all my explanations below are for the positions corresponding to the **yellow vertical lines** in the simulation diagram.

Test bench is as follows:

initial begin

```
data[0] = 40'h0_2_00000004; // read miss
                                                       1+17
data[1] = 40'h0_3_00000019; // write miss
                                                       1+17
data[2] = 40'h1_2_00000008; // read hit
                                                       1
data[3] = 40'h1_3_00000014; // write hit
                                                       1
data[4] = 40'h2_2_00000204; // read miss
                                                       1+17
data[5] = 40'h2_3_00000218; // write miss
                                                       1+17
data[6] = 40'h0_3_00000208; // write hit
data[7] = 40'h4_2_00000414; // read miss + dirty
                                                       1+17+17
data[8] = 40'h1_3_00000404; // write miss + clean
                                                       1+17
data[9] = 40'h0;
                          // end
                                                     total: 128
end
```

• first read miss(clean)






In the corresponding implementation:

$$data[0] = 40'h0_2_00000004; // read miss 1+17$$

Explanation: In the event of a read miss, and assuming there is an available and replaceable position in the cache, the state transitions are as follows: $0 \ (S_IDLE) \to 3 \ (S_FILL) \to 4 \ (S_WAIT) \to 0 \ (S_IDLE)$. This corresponds to a normal read miss under the condition of a clean cache, where memory data is written into the cache.

Additionally, during the S_FILL process, because the CPU needs the data at address 0x4, the cache reads the block from memory ranging from 0x0 to 0xC. After reading the data at 0x4, cache_hit and cache_valid become 1.

• first write miss(clean)






In the corresponding code:

Explanation: The state transitions remain as $S_IDLE \rightarrow S_FILL \rightarrow S_WAIT \rightarrow S_IDLE$. This represents a write miss under the condition of a clean cache, writing the corresponding data from memory into the cache. Additionally, the write data address is 0x19, so the block from 0x10 to 0x1C is placed into the cache. cache_hit and cache_valid also become 1.

• read hit and write hit






In the corresponding code:

```
data[2] = 40'h1_2_00000008; // read hit 1
data[3] = 40'h1_3_00000014; // write hit 1
```

Explanation: When a read hit and a write hit occur, the state machine remains in the S_IDLE state. The CPU does not experience any pause, so the third and fourth instructions execute directly and complete. During this process, stall is 0, and cache_hit is also 1.


dirty miss replace





```
initial begin
data[4] = 40'h2_2_00000204; // read miss 1+17
data[5] = 40'h2_3_00000218; // write miss 1+17
data[6] = 40'h0_3_00000208; // write hit 1
```

Explanation: In these instructions, the normal replacement process occurs, going through the states $S_{DLE} \rightarrow S_{FILL} \rightarrow S_{WAIT} \rightarrow S_{IDLE}$. The data is loaded into the cache, and cache_hit is set to 1 when the corresponding event occurs. Then, for the write hit, there is no pause, and stall remains 0.







 $data[7] = 40'h4_2_00000414; // read miss + dirty 1+17+17$

Explanation: To achieve a dirty replacement in a 2-way set-associative cache, it is necessary to fill the cache with the data for the desired operation and modify one of the data blocks to set it as dirty. During the write, this dirty data block is replaced.

The preceding accesses are to create the conditions for this scenario. The state transitions at this point are 0 (S_IDLE) $\rightarrow 1$ (S_PRE_BACK) $\rightarrow 2$ (S_BACK) $\rightarrow 3$ (S_FILL) $\rightarrow 4$ (S_WAIT) $\rightarrow 0$ (S_IDLE). This sequence corresponds to a dirty replacement in the case of a cache miss, fitting the conditions when cache dirty=1.

• clean miss replace





 $data[8] = 40'h1_3_00000404; // write miss + clean 1+17$

Explanation: This instruction represents the replacement of a clean block, going through the state transitions $S_IDLE \to S_FILL \to S_WAIT \to S_IDLE$. This process corresponds to a clean replacement in the case of a cache miss.

Now I'll show the figures about the result on sword. Firstly, I'll show data memory and instruction memory.

| NO. | Data | Addr. | Comment | NO. | Instruction | Addr. | Comment |
|-----|----------|-------|---------|-----|-------------|-------|---------|
| 0 | 000080BF | 0 | | 16 | 00000000 | 40 | |
| 1 | 8000000 | 4 | | 17 | 00000000 | 44 | |
| 2 | 00000010 | 8 | | 18 | 00000000 | 48 | |
| 3 | 0000014 | С | | 19 | 00000000 | 4C | |
| 4 | FFFF0000 | 10 | | 20 | A3000000 | 50 | |
| 5 | 0FFF0000 | 14 | | 21 | 27000000 | 54 | |
| 6 | FF000F0F | 18 | | 22 | 79000000 | 58 | |
| 7 | F0F0F0F0 | 1C | | 23 | 15100000 | 5C | |
| 8 | 00000000 | 20 | | 24 | 00000000 | 60 | |
| 9 | 00000000 | 24 | | 25 | 00000000 | 64 | |
| 10 | 00000000 | 28 | | 26 | 00000000 | 68 | |
| 11 | 00000000 | 2C | | 27 | 00000000 | 6C | |
| 12 | 00000000 | 30 | | 28 | 00000000 | 70 | |
| 13 | 00000000 | 34 | | 29 | 00000000 | 74 | |
| 14 | 00000000 | 38 | | 30 | 00000000 | 78 | |
| 15 | 00000000 | 3C | | 31 | 00000000 | 7C | |

图 1: data memory

| NO. | Instruction | Addr. | Label | ASM | Comment |
|-----|-------------|-------|--------|--------------------|--|
| 0 | 0000013 | 0 | start: | addi x0, x0, 0 | |
| 1 | 01c00083 | 4 | | lb x1, 0x01C(x0) | # F0F0F0F0 in 0x1C # miss, read 0x010~0x01C to set 1 line 0 |
| 2 | 01c01103 | 8 | | lh x2, 0x01C(x0) | # FFFFF0F0 hit |
| 3 | 01c02183 | С | | lw x3, 0x01C(x0) | # F0F0F0F0 hit |
| 4 | 01c04203 | 10 | | lbu x4, 0x01C(x0) | # 000000F0 hit |
| 5 | 01c05283 | 14 | | lhu x5, 0x01C(x0) | # 0000F0F0 hit |
| 6 | 21002003 | 18 | | lw x0, 0x210(x0) | # miss, read 0x210~0x21C to cache set 1 line 1 |
| 7 | abcde0b7 | 1C | | lw x7, 20(x0) | |
| 8 | 402200b3 | 20 | | lui x1 0xABCDE | |
| 9 | 71c08093 | 24 | | addi x1, x1, 0x710 | # x1 = 0xABCDE71C |
| 10 | 00100023 | 28 | | sb x1, 0x0(x0) | # miss, read 0x000~0x00C to cache set 0 line 0 |
| 11 | 00101223 | 2C | | sh x1, 0x4(x0) | # hit |
| 12 | 00102423 | 30 | | sw x1, 0x8(x0) | # hit |

图 2: instruction memory 1

| NO. | Instruction | Addr. | Label | ASM | Comment |
|-----|-------------|-------|-------|-------------------|---|
| 13 | 20002303 | 34 | | lw x6, 0x200(x0) | # miss, read 0x200~0x20C to cache set 0 line 1 |
| 14 | 40002383 | 38 | | lw x7, 0x400(x0) | $\#$ miss, write 0x000^0x00C back to ram, then read 0x400^40C to cache set 0 line 0 |
| 15 | 41002403 | 3C | | lw x8, 0x410(x0) | # miss, no write back because of clean, read $0x410^{41}$ C to cache set 1 line 0 |
| 16 | 0ed06813 | 40 | loop: | ori x16, x0, 0xED | # end |
| 17 | ffdff06f | 44 | | jal x0, loop | |

图 3: instruction memory 2

Then I'll show the results.




图 4: x1 load correct




图 5: x2 and x3 load correct

```
Zhejiang University Computer Organization Experimental SUC Test Environment (With RISC-U) 80000 ×01: ra FFFFFFFO ×02: sp FFFFFOFO ×03: g
                                                                                            x03: gp F0F0F0F0
x07: t2 00000000
x11: a1 00000000
    x#:zero 00000000
    ×н1: tр нининг
    x8:1ps0 0000000
                                 x09: s1 00000000
                                                              ×10: a0 000000000
                                                              ×14: a4 00000000
×18: s2 00000000
    x12: aZ 00000000
                                 ×13: a3 00000000
                                                                                            x15: a5 000000000
                                x13: a3 00000000
x17: a7 00000000
x21: s5 00000000
x25: s9 00000000
x29: t4 00000000
INST-IF 00100000
INST-ID 71C00093
INST-EX ABCDEOB7
INST-M 21002003
INST-W 01C05203
ALU-Out 00000210
UB-Data 00000000
                                                                                            x19: s3 000000000
x23: s7 00000000
   <16: a6 00000000
<34: s4 00000000
                                                               x22: s6 000000000
                                                               x26:s10 000000000
                                                                                             x27:s11 00000000
   ×21: s8 00000000
                                                               x30: t5 000000000
                                                                                             x31: t6 0000000
    ..... 13 8888800
                                                               CMU-RAM 000000000
B×PCE-S 00000000
                                                               I/ABSel 00010001
                                                               CRUAddr 00000000
CRU-DAI 0000F0F0
                                WB-Data 0000F0F0
WB-Addr 00000005
                                                               CPU-DAo 00000000
 спре ин нининия
                                                                                               CODE-97 ABCDE
                                                                                               CODE-0B 00000
 спри: ис инивиния
спи: ти ининивия
                                                                                               CODE-13 00000
CUDE: 14 888888888
CUDE: 18 888888888
                                                                                                CODE-17 0000E
                                CODE-15 00000000
                                                                CODE-16 00000000
                                                                                                CODE-18 80000
                                CODE-19 00000000
                                                                CODE-1A 00000000
ГИВЕ 1С ВВИЙВИЙ
                                CODE-1D 00000000
                                                                CODE-1E 00000000
                                                                                                CODE-1F 00000
CHDE NA 8888888
                                CODE-21 00000000
                                                                CODE-22 00000000
                                                                                                CODE-23 00000
                               CODE-25 00000000
                                                                                                CODE-27 09000
CODE 24 98888888
                                                                CODE-26 00000000
```

图 6: x4 and x5 load correct

```
Zhejiang University Computer Organization Experimental SOC Test Environment (With RISC-U)
88888 ×81: ra ABCDE000 ×92: sp FFFFF0F0 ×03: g
888F8 ×85: t0 0000F0F0 ×06: t1 000000000 ×07: t
                                                                                                                                                                                                                                              x03: gp F0F0F0F0
x07: t2 00000000
x11: a1 00000000
       Mizero 00000000
     ки4: tp 000000го
кВ:Грай 00000000
                                                                                                                                                                ×86: t1 00000000

×10: a0 00000000

×14: a4 00000000

×18: s2 00000000

×22: s6 00000000
                                                                                  x09: s1 00000000
                                                                                                                                                                                                                                                ×15: a5 000000000
    *12: a2 888888888
*1b: ab 88888888
                                                                                  x13: a3 00000000
                                                                                                                                                                                                                                                ×19: s3 000000000
×23: s7 00000000
                                                                                  ×17: a7 00000000
                                                                                 x21: s5 000000000
x25: s9 000000000
x29: t4 00000000
    2H: 31 00000000
                                                                                                                                                                                                                                                  x27:s11 00000000
                                                                                                                                                                  x26:s10 00000000
                                                                                                                                                                                                                                                  x31: t6 000000000
                                                                                                                                                                  x30: t5 00000000
    -28: 13 00000000
                                                                                 rs1Data 00000000
rs1Addr 00000000
                                                                                                                                                                  CNU-RAM 00000000
B-PCE-S 00000100
LABSel 00040001
CPUAddr 00000000
              тр. наповила до пред наповита до пред наповила до пред н
                                                                                                                                                                   CPU-DA: 00000000
CPU-DA: 00000000
                                                                                                                                                                                                                                                     CODE-03 01002183
тин: ин инининия
                                                                                                                                                                                                                                                      CODE-07 ABCDERB?
тин: на изси4203
                                                                                                                                                                                                                                                       CODE-0B 00102423
                                                                                                                                                                                                                                                       CODE-OF ORDERES
тина ис ниинияния
спре ти инивиния
                                                                                                                                                                                                                                                        CODE-17 00000000
                                                                                                                                                                     CODE-16 000000000
                                                                                  CODE-15 00000000
CHDE 14 88888888
                                                                                                                                                                                                                                                        CODE-1B 98888888
                                                                                                                                                                     CODE-1A 00000000
TIDE 18 99999999
                                                                                   CODE-19 000000000
                                                                                                                                                                                                                                                        CODE-1F 000000000
CODE-23 00000000
CODE-27 00000000
                                                                                                                                                                     CODE-1E 00000000
CHDE-1C 88888888
CHDE-28 88888888
                                                                                   CODE-1D 00000000
                                                                                                                                                                      CODE-22 00000000
                                                                                   CODE-21 00000000
                                                                                                                                                                       CODE-26 00000000
                                                                                  CODE-25 00000000
CODE 24 90000000
```

图 7: x1 set to correct value



图 8: x1 add to correct value

```
kH:zero 00000000
    xH4: tp 000000F0
                                                                                               x83: gp F6F6F6F6
x87: t2 00000000
x11: a1 00000000
x15: a5 00000000
   *12: aZ 90000000
*16: a6 00000000
*28: s4 90000000
                                                                                               ×19: s3 00000000
×23: s7 00000000
   *24: s8 00000000
   ×20: 13 00000000
 10 88888934
10 88888938
10 100 88888938
10 100 88888934
10 0 0 88888988
10 10 10 88888988
10 10 10 88888988
10 10 10 88888988
                                                                                                x31: t6 B
 спре на нававаяз
                                                                                               CODE-03 01002103
 CUDE: 84 81C84283
CUDE: 88 71C88893
                                                                                               CODE-07 ABCDE087
CODE-08 0010242
CUDE NC 20002303
                                                                                               CODE-OF 0000000
                                                                                               CODE-13 0000000
CHIE 14 88888888
                                 CODE-15 888888888
CODE-19 88888888
CODE-1D 88888888
                                                                CODE-16 00000000
CODE-1A 00000000
CUDE 18 88888888
                                                                                              CODE-18 0000000
CODE 1C 00000000
                                                                CODE-1E 00000000
                                                                                              CODE-1F 00000000
CODE-23 00000000
CUDE 28 88888888
                                 CODE-21 00000000
CODE-25 00000000
                                                                CODE-22 00000000
CODE 24 00000000
                                                                CODE-26 00000000
```

图 9: miss and stall




图 10: miss and stall 2

4 讨论与心得

The code need to write for the experiment does not exceed In addition, this experiment requires no more than 10 lines of code written by myself, and the state machine is also very clear. No major difficulties were encountered during the experiment.