洲江水学

本科实验报告

课程名称: 数字逻辑设计

姓 名: 蒋奕

学院: 计算机学院

系: 计算机系

专业: 计算机科学与技术

学 号: 3210103803

指导教师: 马德

2022年 10 月 24 日

浙江大学实验报告


课程名称:	数字逻	辑设计	实验类型:	绘图实验
实验项目名称:	7 段数	码管显示译码	器设计与应用	
	_ 专业:	计算机科学与	<u>技术</u> 学号: <u>32</u>	10103803
同组学生姓名:_		任庭旭	指导老师: <u>马</u>	<u>德</u>
实验地点:	东 4-509	实验日期	引: 2022 年 1	0 月 24 日

一、 实验目的:

- ① 掌握七数码管显示原理
- ② 掌握七段码显示译码设计
- ③ 进一步熟悉 ISE 平台及下载实验平台物理验证

实验一: 原理图设计实现显示译码 MyMC14495 模块

新建工程,工程名称用 MyMC14495。新建 Schematic 源文件,文件名称用 MyMC14495。用如下原理图进行设计。



用 ISE 的 Edit 的 Change Sheet Size 菜单项来改变原理图绘图区的尺寸。 Check Design Rules,检查错误。View HDL Functional Model,查看并学习 Verilog HDL 代码


对 MyMC14495 模块进行仿真,激励代码如下

```
integer i;
                               for (i=0; i<=15;i=i+1) begin
initial begin
                                   #50;
   D3 = 0;
                                   {D3,D2,D1,D0}=i;
   D2 = 0;
                                   point = i;
   D1 = 0;
                               end
   D0 = 0;
   LE = 0;
                               #50;
   point = 0;
                               LE = 1;
                            end
```

Create Schematic Symbol, 系统生成 MyMC14495 模块的逻辑符号图文件, 文件后缀.sym。同时利用波形进行仿真。

实验二:用 MyMC14495 模块实现数码管显示

① 新建工程 DispNumber_sch。新建 schematic 文件 DispNumber_sch, 复制 MyMC14495.sym 和.sch 到工程根目录,在 symbols 框里的第一个元件,就是 MyMC14495。根据前面原理,用如下原理图方式输入。



② 仿真下载 UCF 引脚定义

输入


SW[7:4]=AN[3:0], SW[3:0]=D3D2D1D0, SW[14]=LE, SW[15]=point 输出

a-g, p


建立 k7. ucf 进行验证

二、实验数据记录和处理

实验一: 原理图设计实现显示译码 MyMC14495 模块



自主作图如上



实验仿真波形如上

实验得到的 Verilog 代码如下

```
// Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
// / / / /
          Vendor: Xilinx
         Version: 14.7
         Application: sch2hdl
         Filename: MyMC14495.vf
          Timestamp: 10/24/2022 09:05:55
//Command: /opt/Xilinx/14.7/ISE DS/ISE/bin/lin64/unwrapped/sch2hdl -
intstyle ise -family kintex7 -verilog MyMC14495.vf -
w /home/ise/MyMC14495/MyMC14495.sch
//Design Name: MyMC14495
//Device: kintex7
//Purpose:
   This verilog netlist is translated from an ECS schematic. It can be
   synthesized and simulated, but it should not be modified.
```

```
`timescale 1ns / 1ps
module MyMC14495(D0, D1, D2, D3, LE, point, a, b, c, d, e, f, g, p);
    input D0;
    input D1;
    input D2;
    input D3;
    input LE;
    input point;
   output a;
  output b;
  output c;
   output d;
   output e;
   output f;
   output g;
   output p;
   wire XLXN 7;
   wire XLXN 9;
  wire XLXN 16;
  wire XLXN 19;
   wire XLXN 25;
   wire XLXN 26;
  wire XLXN 27;
  wire XLXN 28;
   wire XLXN_30;
  wire XLXN 31;
  wire XLXN 33;
   wire XLXN 34;
   wire XLXN 35;
  wire XLXN 36;
   wire XLXN 37;
   wire XLXN_38;
  wire XLXN 39;
  wire XLXN 40;
   wire XLXN 41;
   wire XLXN 43;
  wire XLXN 44;
  wire XLXN 45;
   wire XLXN 46;
   wire XLXN_48;
  wire XLXN 49;
   wire XLXN 52;
   wire XLXN 54;
   wire XLXN 57;
  wire XLXN 58;
   wire XLXN 59;
   wire XLXN_60;
  wire XLXN 65;
   INV
        XLXI 1 (.I(D3),
               .O(XLXN_7));
  INV
        XLXI 2 (.I(D2),
               .O(XLXN 9));
   INV
        XLXI 3 (.I(D1),
               .O(XLXN 16));
        XLXI 4 (.I(D0),
               .O(XLXN 19));
   AND4 XLXI_5 (.10(D0),
                .11(XLXN 9),
```

```
.12(XLXN 16),
              .13(XLXN<sup>-</sup>7),
              .O(XLXN 45));
AND4 XLXI_6 (.IO(XLXN_19),
              .I1(XLXN 16),
              .I2(D2),
              .13(XLXN 7),
              .O(XLXN_46));
AND4 XLXI_7 (.10(D0),
              .11(XLXN 16),
              .I2(D1),
              .I3(D3),
              .O(XLXN 49));
AND4 XLXI 8 (.10(D0),
              .I1(D1),
              .I2(XLXN_9),
              .13(D3)
              .O(XLXN 48));
AND4 XLXI_9 (.10(D0),
              .l1(XLXN_16),
               .I2(D2),
              .13(XLXN 7),
              .O(XLXN 44));
AND3 XLXI 10 (.I0(XLXN 19),
               .I1(D1),
               .I2(D2),
               .O(XLXN 43));
AND3 XLXI 11 (.I0(XLXN 19),
               .I1(D2),
               .I2(D3),
               .O(XLXN 40));
AND3 XLXI 12 (.I0(D0),
               .I1(D1),
               .12(D3),
               .O(XLXN 41));
AND3 XLXI 13 (.I0(D1),
               .I1(D2),
               .12(D3),
               .O(XLXN 38));
AND4 XLXI_14 (.I0(XLXN_19),
               .I1(D1),
               .12(XLXN 9),
               .13(XLXN 7),
               .O(XLXN 39));
AND4 XLXI 15 (.I0(XLXN 19),
               .I1(D1),
               .12(XLXN_9),
               .I3(D3),
               .O(XLXN 36));
AND3 XLXI 16 (.I0(D0),
               .l1(D1),
               .I2(D2),
               .O(XLXN 37));
AND2 XLXI 17 (.I0(D0),
               .I1(XLXN 7),
               .O(XLXN 35));
AND3 XLXI 18 (.I0(XLXN 16),
               .I1(D2),
               .12(XLXN 7),
```

```
.O(XLXN 34));
AND3 XLXI_19 (.I0(D0),
              .I1(XLXN 16),
              .12(XLXN 9),
               .O(XLXN 33));
AND3 XLXI_20 (.10(D0),
              .I1(XLXN 9),
              .12(XLXN_7),
              .O(XLXN_31));
AND3 XLXI 21 (.I0(D1),
              .I1(XLXN_9),
              .12(XLXN 7),
               .O(XLXN 30));
AND3 XLXI_22 (.10(D0),
              .I1(D1),
              .12(XLXN_7),
              .O(XLXN_28));
AND3 XLXI_23 (.I0(XLXN_16),
              .I1(XLXN 9),
              .12(XLXN 7),
              .O(XLXN 27));
AND4 XLXI_24 (.10(D0),
              .I1(D1),
              .12(D2),
              .13(XLXN_7),
              .O(XLXN 26));
AND4 XLXI 25 (.10(XLXN 19),
              .l1(XLXN_16),
              .12(D2),
              .I3(D3),
              .O(XLXN 25));
OR3 XLXI 26 (.I0(XLXN 25),
             .I1(XLXN 26),
             .12(XLXN 27),
             .O(XLXN 57));
OR4 XLXI_27 (.I0(XLXN_28),
             .I1(XLXN 30),
             .l2(XLXN_31),
             .13(XLXN_49),
             .O(XLXN_58));
OR3 XLXI 28 (.I0(XLXN 33),
             .11(XLXN 34),
             .12(XLXN_35),
             .O(XLXN 59));
OR4 XLXI 29 (.10(XLXN 36),
             .I1(XLXN_37),
             .12(XLXN 46),
             .13(XLXN 45),
             .O(XLXN 60));
OR3 XLXI_30 (.I0(XLXN_38),
             .11(XLXN 39),
             .12(XLXN 40),
             .O(XLXN_54));
OR4 XLXI_31 (.I0(XLXN_41),
             .11(XLXN 40),
             .I2(XLXN 43),
             .13(XLXN_44),
             .O(XLXN 52));
OR4 XLXI 32 (.10(XLXN 48),
```

```
.11(XLXN 49),
                 .12(XLXN 46),
                 .13(XLXN 45),
                 .O(XLXN 65));
   OR2 XLXI 33 (.IO(LE),
                 .I1(XLXN 65),
                 .O(a));
   OR2 XLXI 34 (.I0(LE),
                 .I1(XLXN 52),
                 .O(b));
   OR2 XLXI 35 (.I0(LE),
                 .11(XLXN 54),
                 .O(c));
   OR2 XLXI 36 (.I0(LE),
                 .11(XLXN 60),
                 .O(d));
   OR2 XLXI 37 (.I0(LE),
                 .11(XLXN 59),
                 .O(e));
   OR2 XLXI 38 (.I0(LE),
                 .l1(XLXN 58),
                 .O(f));
   OR2 XLXI 39 (.I0(LE),
                 .l1(XLXN 57),
                 .O(q));
   INV XLXI 40 (.I(point),
                 .O(p));
endmodule
```

实验二:用 MyMC14495 模块实现数码管显示 K7. ucf 如下

```
NET "BTN[0]"LOC = AF13 | IOSTANDARD = LVCMOS15;#SW[14]
NET "BTN[1]"LOC = AF10 | IOSTANDARD = LVCMOS15;#SW[15]
NET "SEGMENT[0]"LOC = AB22 | IOSTANDARD = LVCMOS33;#a
NET "SEGMENT[1]" LOC = AD24 | IOSTANDARD = LVCMOS33;#b
NET "SEGMENT[2]" LOC = AD23 | IOSTANDARD = LVCMOS33;#c
NET "SEGMENT[3]" LOC = Y21 | IOSTANDARD = LVCMOS33;#d
NET "SEGMENT[4]" LOC = W20 | IOSTANDARD = LVCMOS33;#e
NET "SEGMENT[5]" LOC = AC24 | IOSTANDARD = LVCMOS33;#f
NET "SEGMENT[6]" LOC = AC23 | IOSTANDARD = LVCMOS33;#g
NET "SEGMENT[7]" LOC = AA22 | IOSTANDARD = LVCMOS33;#point
NET "AN[0]" LOC = AD21 | IOSTANDARD = LVCMOS33;
NET "AN[1]" LOC = AC21 | IOSTANDARD = LVCMOS33;
NET "AN[2]" LOC = AB21 | IOSTANDARD = LVCMOS33;
NET "AN[3]" LOC = AC22 | IOSTANDARD = LVCMOS33;
NET "SW[0]" LOC = AA10 | IOSTANDARD = LVCMOS15;
NET "SW[1]" LOC = AB10 | IOSTANDARD = LVCMOS15;
NET "SW[2]" LOC = AA13 | IOSTANDARD = LVCMOS15;
```

NET "SW[3]" LOC = AA13 | IOSTANDARD = LVCMOS15;


NET "SW[4]" LOC = AA12 | IOSTANDARD = LVCMOS15;

NET "SW[5]" LOC = Y13 | IOSTANDARD = LVCMOS15;

NET "SW[6]" LOC = AB10 | IOSTANDARD = LVCMOS15;

NET "SW[7]" LOC = AD10 | IOSTANDARD = LVCMOS15;

实验过程照片如下



改变其中某一个数字是否显示



改变显示出来的数字

改变数字例1



改变数字例 2



改变数字例3



注: 该实验已经在 2022.10.24 晚由助教验收通过

三、实验结果与分析

实验结果和预测结果一样,实验操作正确无误。

四、讨论、心得 (选填)

实验过程中我体会到要认真对待每一次操作,正如我多次因为不小心而操作不熟练使得实验进程受阻。