


c.11 Soda er on when nt change n inserted: ng n, (b)–(e)

clock

100-103.



# Index

#### **Numerics**

4000 series ICs 440 68HC11 25 7400-series ICs 439 74F ICs 440 74HC ICs 440

#### A

A2D (analog to digital) 9 Absorption 542 Abstraction 247, 307 Access time (RAM) 291 Actions (in a state) 254 Active low 92 Actuator 9 Adaptive cruise control, 264 Adder 259, 365, 377 Adder tree 236 Addition method 14, 547 Address 170, 226 Aircraft lavatory sign example 59 Algebra 43 Algorithm 339, 388 Algorithmic state machines 253 Allocation 382 **ALU 207** ALU operation 463 always procedure (in Verilog) 496 Amp 36 Analog 9 Analog signal 4, 5 Analog-to-digital conversion 6, 9 Analog-to-digital converter 291 AND 43, 53 AND gate 48, 81, 307 AND-OR-INVERT 416 **AOI 422** AOI (standard cell) 416 Application specific standard product (ASSP) 450 Application-specific instruction-set processor (ASIP) 452 Application-specific integrated circuit (ASIC) 415 Application-specific processors 462 Architecture (in VHDL) 489 Arithmetic comparison 249 Arithmetic/logic extender 208 Arithmetic/logic instruction 480 Arithmetic-logic unit 207

ARM processor 40 Array 501 Array-style multiplier 375 ASCII 10, 67 ASIC 415, 446 ASIP 452 ASMs 253 Assembler 470 Assembly code 471 Assembly program 51 Assert 93 assert (in VHDL) 499 assert statement (in SystemC) 501 Assertion 95 Assignment 249 Associative property 55 ASSP 450 Asynchronous circuit 117 Asynchronous input 148 Asynchronous reset 150 Asynchronous set 150 Atmel 25 Audio recording 5 Automata 126 Average 211 AVR 25

#### В

Barrel shifter 214 Base ten 11 Basestation 310 Basic SR latch 107 Beamformer 232 Behavioral-level design 281 Bell, Alexander Graham 8 Biased exponent 553 Binary 37, 547 Binary number 11 Binary number, converting to 14 Binary point 548 Binary prefix 21 Binary representation 4 Binary search 389 Bind 382 **BIOS 472** Bit 4 Bit file 437

C (program language) 23, 24, 25, 424 C program 50 C programming language 281 C++ (program language) 424 Calculator 205 CAN bus 175 Canonical form 69, 94 Capture 73 Carrier frequency 313 Carry chain 436 Carry-lookahead adder 366, 374, 375, 377 Carry-ripple 194 Carry-ripple adder 365, 375, 436 Carry-select adder 374, 375 CD (compact disk) 7 Cell (in a memory) 287 Cell (in an ASIC) 416 Cell phone 7, 278, 310 Cell-based ASIC 416 Cells (cell phone regions) 310 Celsius 213 Channel 41 Chip 39, 40, 413 Circuit 26, 62 Circuit delay 91 CLB (conflgurable logic block) 434 Clear 216 Clear (flip-flop input) 149

Clock 117, 170 Clock cycle 117 Clock divider 219 Clock edge 114, 127 Clock frequency 278 Clock multiplier 219 Clock period 278 Clock signal 113, 278 CMOS 47, 80 CMOS transistor 40, 389 CMY color space 199 CMYK color space 199 Codec 450 Color space converter 198 Combinational circuit 35 Combinational component (ROM) 293 Combinational logic 505 Combinational logic optimization 95 Combining terms to eliminate a variable 328 Comment (in SystemC) 494 Comment (in Verilog) 491 Comment (in VHDL) 490 Commutative property 55 Commutativity 539 Comparator 191, 259 Compilation 282 Complement 53, 60, 201 Complement property 25, 56 Complementation 540 Complete (set of gates) 82 Complete (transitions) 142 Complex PLD 445 Component 259 Component (in VHDL) 490 Component allocation 382 Compose 307 Compression 7, 27 Computer 4 Concurrent 386 Concurrent signal assignment 519 Condition 126 Conductor 41 Configurable logic block 434 Configuration memory 436, 437 Constant 190, 475, 538 Control input 92, 167, 173 Control unit 466 Control-dominated system 275 Controller 132, 167, 168, 247, 255, 505 Controller Area Network 175 Convert 73 Core 452 Counter 215 Cover (of a function) 340 Covers 340

Critical Crosstal Cruise c Current Custom Cycle 1

CPLD 4

#### D

D latch D2A (di Data bus Data inp Data me Data mo Data-do

Datapatl Datapatl Datapatl Datashe Debound Decimal Decimal Decode Decoder Decreme Decreme Delay 9 Delay co DeMorg Demulti Dequeue Design t Design s Determi Digital o Digital o Digital f Digital p Digital s Digital s Digital-Digital-Digitiza Digitize Digitize **DIP 439** DIP swi Directed

> Discrete Discrete

display

Distribu Distribu CPLD 445 Critical path 91, 279, 304, 350 Crosstalk 179 Cruise control 264 Current 36 Custom processor 248 Cycle 117 D D latch 112 D2A (digital to analog) 9 Data bus 170 Data input 92, 167 Data memory 463 Data movement instruction 480 Data-dominated system 275 Datapath 167, 198, 200, 207, 210, 212, 213, 247, 255, 259, 463 Datapath component 167, 259, 365 Datapath operations 463 Datasheet 146 Debouncing (a button) 274 Decimal number 11 Decimal point 548 Decode 466 Decoder 79, 84, 92, 171 Decrement 215 Decrementer 216 Delay 91, 187 Delay control statement (in Verilog) 504 DeMorgan's Law 58, 59, 61, 82, 543 Demultiplexer 93 Dequeue 300 Design flow 413 Design start 450 Deterministic FSM 142 Digital camera 27 Digital circuit 4 Digital filter 275 Digital picture 8 Digital signal 4 Digital system 4, 9 Digital-to-analog conversion 7 Digital-to-analog converter 9, 291 Digitization 6 Digitized audio 6 Digitized video 8, 393 **DIP 439** DIP switch 15, 187 Directed edge 126 Discrete signal 4 Discrete transistor 38 display statement (in Verilog) 500 Distributive property 55 Distributivity 539 Divide 210 Divide-by-2 method 19, 547 Divide-by-n method 20 Don't care 336, 344, 475 Double precision 552 Down-counter 215, 216 downto (in VHDL) 501 Drain (of a transistor) 41 DRAM 289, 299 Driver 227 Dropped bit (when shifting) 173, 214 Dual inline package (DIP) 187, 439 Duality 540 Dual-ported register file 229 Duty cycle 223 **DVD 267** DVD (digital video disc) 7 Dynamic 289 Dynamic microphone 5 Dynamic power 390 Dynamic RAM (DRAM) 289

E Economy of scale 205 EDA 450 Edge (clock) 114 Edge (state diagram) 126 Edge-triggered D flip-flop 114 EEPROM 296, 299 Electric potential 36 Electrically erasable PROM 296 Electromagnetism 5 Electron 36 Electronic design automation (EDA) 450 Embedded computing system 462 Embedded multiplier 436 Embedded RAM 436 Embedded system 4 Enable 85, 92, 111 Encode 11 Encoder 93 Encoding 9, 133 Energy 389 ENIAC 38 Enqueue 300 Entity (in VHDL) 489 EPROM 295 Equality 82 Equality comparator 191 Equation 62 Equivalent states 351 Erasable PROM (EPROM) 295 Espresso 348 Essential prime implicant 341, 343

Even parity 66

#### F

Fabrication plant (fab) 415 Factoring 350 Fahrenheit 213 Falling edge-triggered flip-flop 116 Fanout 225 Feature size 449 Field programmable gate array 424 FIFO (first-in first-out) 300 FIFO queue 300 Filter 278 Filtering 313 Finite Impulse Response filter 276 Finite-state automata 126 Finite-state machine 124, 126, 505 FIR filter 276, 313, 384, 391 FIR filter (pipelined) 379 First-in first-out (FIFO) 300 Fixed-point arithmetic 550 Flash memory 296 Floating point number 552 Flop 116 Flow-of-control instruction 480 FPGA 424, 445, 446, 448 Frame 393 Frame (video) 267 Frequency 117 FSM 124, 126 FSM with data 253 FSMD 253 Full-adder 184 Full-custom IC 414 Full-subtractor 197 Function cover 340 Functions (of a register) 175 Fuse-based PLD 441 Fuse-based ROM 294

#### G

GAL (generic array logic) 444
Gate 46
Gate (of a transistor) 41
Gate array 424
Gate array ASIC 417, 448

Gate delay 91
Gated D latch 112
Gated SR latch 111
Gbyte 21
General-purpose computer 4
General-purpose processor 461
Generate 370
Generic array logic (GAL) 444
Gigabyte 21
Glitching 151
Global register 303
Global signal 303
Google 12
Ground 36, 439

#### H

Haitz's Law 453 Half-adder 184, 190, 417 Migrath configuration (67, 259, 86 Hard core 452 Hardware description language (HDL) 489 HDL x, 95, 489 Hertz 118, 278 Heuristic 339 Hex 16 Hexadecimal 16 Hierarchical carry-lookahead adder 374 Hierarchy 305 High-level state machine 248 HLSM 248 Hold time 146 Hz (Hertz) 118

#### 1

IC 39, 40, 413 IC capacity 448 IC type 413 Idempotent 541 Idempotent law 58 Identity comparator 191 Identity element 538 Identity property 56 If-then statement 282 If-then-else statement 282 Implicant 340 Implication table 353 Increment 215 Incrementer 190 Indirect addressing 480 initial procedure (in Verilog) 499 Initial state 126, 150 Input (in Verilog) 491 Instance 259 Instantiate 259 Instruction memory 465 Instruction register 466

Instruction Instruction Insulator In-syster Integrate Intel 40 Intel Ato Intel Cel Interval t Inverse : Inversion Inverter Involutio Involutio IR (instru Irredund: ISO 175

## JK flip-fl

K

Iterative

Karnaugl Kbyte 2 Keypad Keyword Keyword Kilby, Jac Kilobyte K-maps

Laser sur

Laser-bas Latch 10 Latency Layer (in Layout (c Least-sig LED 187 Legal exp Level of Level-ser Level-ser Library 2 library (in Light sen Light-em Linear se Literal 5 Load ope

Loading

Load-stor

Local sto

Instruction set 469 Instructions 465 Insulator 41 In-system programmable EEPROM 296 Integrated circuit 39, 413 Intel 40 Intel Atom processor 39 Intel Celeron processor 40 Interval timer 222 Inverse 53, 60 Inversion bubble 76 Inverter 47 Involution 542 Involution law 58 IR (instruction register) 466 Irredundant operation 348 ISO 175 Iterative improvement 345

## Jimpammable logic device (PLD) 441

JK flip-flop 120

## K

Karnaugh maps 329 Kbyte 21 Keypad 77 Keyword 494 Keywords 491 Kilby, Jack 39 Kilobyte 21 K-maps 329

#### L

Laser surgery 123 Laser-based distance measurement 251 Latch 107 Latency 379, 385 Layer (in IC fabrication) 415 Layout (of transistors on chips) 414 Least-significant bit 11, 175 LED 187, 453 Legal expansion 346 Level of abstraction 247 Level-sensitive D latch 112 Level-sensitive SR latch 111 Library 259, 416 library (in VHDL) 489 Light sensor 10 Light-emitting diode (LED) 187, 453 Linear search 388 Literal 55 Load operation 463 Loading (a register) 168 Load-store architecture 464 Local storage (in HLSM) 248

Logic gate 43, 46
Logic IC 439
Logic-level design 247
Lookahead (in computerized games) 173
Lookup table (LUT) 425
LSI 39
LUT (lookup table) 425

#### M

MAC (multiply-accumulate) 385 Machine code 470 Magnetic RAM (MAGRAM) 299 Magnitude comparator 192 MAGRAM (magnetic RAM) 299 Mantissa 552 Mapping 61 Mask (in IC fabrication) 415 Mask-programmed ROM 294 Mass-production 462 Master (in flip-flops) 114 Master-servant (in flip-flops) 114 Master-slave (in flip-flops) 115 Maxterm 70 Mbyte 21 Mealy FSM 360 Mean time between failure (MTBF) 149 Megabyte 21 Memory 105, 122, 285 Memory-based PLD 442 Memory-mapped I/O 481 Metal oxide semiconductor (MOS) 42 Metastability 146 Metastable state 147 Metric system 213 Meucci, Antonio 8 Micron (micrometer) 449 Microphone 5 Microprocessor 22, 24, 25, 248 Microprocessor implementation 277 Minimum-bitwidth binary encoding 354 Minterm 69, 340 MIPS 26 Mnemonics 471 Mobile phone 7 Module (in Verilog) 491 Moore FSM 360 Moore, Gordon 40 Moore's Law xiv, 40, 448 MOS 42 Most-significant bit 11 Motion sensor 10 Motion-in-the-dark detector example 22, 26 Motion-in-the-dark example 49 MP3 7 **MSI 39** 

MTBF (mean time between failures) 149
Multifunction register 175
Multilevel carry-lookahead adder 374
Multiple processors 303
Multiplexer 86, 92, 171
Multiplexor 260
Multiplication 212
Multiplier 195
Multiplier (sequential) 375
Multiply 210
Multiply-accumulate 436
Multiply-accumulate (MAC) 385
Multiported register file 229
Mux (multiplexer) 86

#### N

NaN (not a number) 553 Music pergrammed ROM 294 NAND gate 80, 83 NAND gates, implementing circuits as 419 Negative edge-triggered flip-flop 116
Negative number 202
Negative numbers 200 Nexperia platform (Philips) 450 nMOS 91 nMOS transistor 41 nMOS transistor 41 Noise 313 Nondeterministic FSM 142 Nonrecurring engineering 205 Non-recurring engineering (NRE) cost 415 Nonvolatile memory 292, 445 Nonvolatile RAM 299 NOR gate 80, 82, 83 NOR gates, implementing circuits as 421 Normalized 552 NOT 44, 53 NOT gate 47 Noyce, Robert 39 NRE 205, 415, 448 Null elements 58 NVRAM (nonvolatile RAM) 299

#### 0

Octal number 19
Odd parity 67
Off-set (of a Boolean function) 340
Off-the-shelf 22
Off-the-shelf IC 423
Ohm 36
Ohm's Law 36
One's complement 202
One-shot (timer) 223
One-time programmable (OTP) 442
One-time programmable (OTP) ROM 294
On-set (of a Boolean function) 340
Opcode 470

Operands 470 Operation code 470 Operation table 176 Operator binding 383 Operator scheduling 384 Optimal solution 340 Optimization 325 OR 44, 53 OR (in VHDL) 495 OR gate 47, 81 Orthogonal 451 Oscillate 117 Oscillation 109 Oscillator 117, 118, 223 Output (in Verilog) 491 Overclocking (in PCs) 280 Overflow 205 Oxide 41

## Partiware description language (HDL) 489-

Padding 213

PAL (programmable array logic) 444 Parallel port 179 Parallel-load register 216 Parasitics 91 Parity 66, 82 Partitioning 27 Partitioning method 352 Pattern detector 74 PC (program counter) 466 Performance 326, 379 Period 117 Phased-lock loop 219 Physical design 417 PIC microprocessor 25 Pipeline 482 Pipeline register 378 Pipeline stage 378 Pipelining 377 Pixel 198 PLA (programmable logic array) 444 Placement (during implementation on ICs) 417 Platform ASIC 418 PLD (programmable logic device) 441 Pop (a queue) 300 Port 226 Port (in VHDL) 489 Port map (in VHDL) 490 posedge (in Verilog) 502 Positive edge-triggered flip-flop 116 Postulate 55 Power 326, 389 Power supply 41 Precharging (in RAM) 289 Primary-secondary (in flip-flops) 115

Prime 53 Prime imp Priority en Process (ir Processing Processor Processor Processor, Processor. Product te Product-of Product-of Program 2 Program c Programm PROM (pr Propagate Pruning 3 Pulse 113 Pulse-wid Pulse-wid

## Q

Quartz 1 Queue 29 Quine-Mo

Race cond

Push (a qu

PWM 22

#### R

Radio free Radix 55 Radix poi RAM 28 Randomread func Read port Read time Read-onl Real num Reduce o

reg (in Ve

Register Register Prime 53 Prime implicant 340, 342 Priority encoder 93 Process (in VHDL) 495 Processing 462 Processor 247, 248 Processor architecture, standard 255 Processor, custom 248
Processor, programmable 248 Product term 55 Product-of-maxterms 70 Product-of-sums 422 Program 22, 461, 465 Program counter 466 Programmable array logic (PAL), 444 Programmable IC 423 Programmable interconnect 432 Programmable interval timer 222 Programmable logic array (PLA) 444 Programmable logic device (PLD) 441 Programmable processor 248, 461, 469 Programmer (for a ROM) 295 Programming (a ROM) 293 Programming language 281 PROM (programmable ROM) 295 Subtraction method, Ithility murp are to Propagate 370 Pruning 343 Pulse 113 Pulse-width modulation (PWM) 456 Pulse-width modulator 223 Push (a queue) 300 PWM 223, 456

Superschar processes 482 . 222 moneyli gould Q Ouartz 118 Oueue 299, 305 Quine-McCluskey 341

### R

Race condition 110 Radio frequency identification tag 18 Radix 552 Radix point 548 RAM 286, 299 Random-access memory (RAM) 286 read function (in SystemC) 497 Read port 226 Read time 291 Reading (a register) 168 Real number 547
Reduce operation 348
reg (in Verilon) 408 reg (in Verilog) 496, 499 reg (in verilog) 325, Register 120, 168, 259, 501 Register (pipeline) 378

Register file 225, 286, 304 Register operations 175 Register width 168 Registered output 152, 250 Register-transfer level design ix, 247 Relay 37 Reserved word 494 Reserved words 491 Reset 108 Reset (flip-flop input) 149 Reset (of a controller) 151 Resistance 36 Resource sharing 383 Respin (in IC fabrication) 415 Reverse engineering 140
RFID 18 RGB color space 198 Rising edge 124 Rising edge-triggered flip-flop 116 Roll over (of a counter) 215 **ROM 292** ROM programming 293 Rotate 215 Rotate register 174 Rounding 214 Routing (during implementation on ICs) 417 Routing congestion 225 RTL design ix, 247, 255

SAD (sum-of-absolute-differences) 267 Sample 9 Sampling 6, 169 Scan chain 437 SC\_CTOR (in SystemC) 494 Schematic 487 Schematic capture 94 sc\_in (in SystemC) 493 sc\_logic (in SystemC) 493 SC\_LOGIC\_0 (in SystemC) 501 SC\_LOGIC\_1 (in SystemC) 501 sc\_lv (in SystemC) 503 SC\_METHOD (in SystemC) 497 SC\_MODULE (in SystemC) 493 sc out (in SystemC) 493 sc\_signal (in SystemC) 494 SC\_THREAD (in SystemC) 500 Seat belt warning light example 422, 433, 440, 443 Seatbelt warning light 50 Select input (of a mux) 86 Semiconductor 42 Semicustom processors 462 Sense amplifier 289 Sensitive (in SystemC) 497

Sensitive (in Verilog) 496 Sensitive (in VHDL) 495 sensitive\_pos (in SystemC) 503 Sensitivity list (in Verilog) 496, 504 Sensitivity list (in VHDL) 495, 504 Sensor 9 Sequential circuit 35 Sequential multiplier 375 Serial 386 Serial communication 175, 179 Serializing 383 Servant 114 Set (a latch) 109 Set (flip-flop input) 149 Setup time 146 Seven-segment display 72 Shannon, Claude 45 Shared bus 227 Shift 210 Shift register 173, 436 Shifter 211, 214, 259 Shifting (a register) 173 Shifts and adds 212 Shockley, William 38 SHR (in VHDL) 519 Sign bit 202 Signal (in VHDL) 490 Signed number 202, 212 Signed-magnitude representation 200 Significand 552 Silicon 40, 42 Silicon dioxide 41 Silicon Valley 42 Simple PLD 444 Simulation 94 Simulator 94 Single precision 552 Single-purpose processor 461 Size 326 Sliding average 211 Small-scale integration 439 SOC 450 Soda machine dispenser 248 Soft core (on an FPGA) 451 Software 22 Solid state 39 Source (of a transistor) 41 Spin (in IC fabrication) 415 SPLD 444 Spurious value 187 SRAM 288 SSI 39 SSI chip 439 Stable 108 Stage (of a pipeline) 378

Stages 466 Standard architecture (for sequential circuit) 132 Standard cell ASIC 416, 448 Standard representation 68 State 122 State diagram 124 State encoding 354 State minimization 351 State reduction 351 State register 132, 168, 505 State table 135 Static 289 Static RAM 288 std\_logic (in VHDL) 489 std logic\_1164 (in VHDL) 489 std\_logic\_arith (in VHDL) 517 std\_logic\_unsigned (in VHDL) 517 std\_logic\_vector (in VHDL) 501 Stepper motor 138 Store operation 463 Storing (in a register) 168 Storing a bit 106 Stream 275 Structure 489 Structured ASIC 418, 446 Subtraction method 16 Subtractor 196 Sum 53 Sum of absolute differences (SAD) 281 Sum of minterms 71 Sum of-absolute differences (SAD) 267 Sum-of-minterms 69, 340 Sum-of-products 55, 69, 74, 327, 422 Superscalar processor 482 Switch 36 Switch matrix 432 Switching algebra 537, 538 Synchronized processors 304 Synchronous circuit 117 Synchronous clear 180, 216 Synchronous reset 150 Synchronous set 150, 180 Synthesis 282 System-on-a-chip (SOC) 450 T

T flip-flop 120 Tabular method 341 Tap (in FIR filter) 314 Tbyte 21 Technology mapping 417, 427 Telephone 8 Terabyte 21 Term 55 Terminal count 215

Testben Theorer Three-st Three-st Through Timer 2 Timing Toggle Top-dov Tradeof Tradeof Transdu Transist Transist Transitio Transpar Transpar Truth tal Tunnel Turing, Two's co Two-leve Two-leve Two-leve Two-leve

U

Two-leve

type (in

Ultrasou

Ultraviol Unconne Unicode Uniting t Universa Universa Unsigned Unused i Up/down Up-coun USB 179 use (in V

UV light

V

Vacuum Variable Very larg Video co VLIW 4 VLSI 39 Volatile r Voltage :

Volts 36

Testbench 498 Theorems (of Boolean algebra) 58 Three-state buffer 227, 290, 291 Three-state driver 227 Throughput 379, 385 Timer 222 Timing diagram 24, 47, 125 Toggle 105, 120 Top-down design xi Tradeoff 326, 465 Tradeoffs 447 Transducer 9, 231 Transistor 38 Transistor-level design 247 Transition 126 Transparent D latch 112 Transparent latch 111 Truth table 47, 62, 66, 68, 135 Tunnel 295 Turing, Alan 173 Two's complement 202 Two-level circuit 74 Two-level logic 74, 182 Two-level logic minimization 327 Two-level logic optimization 327 Two-level logic size optimization 327 type (in VHDL) 506

#### U

Ultrasound 231
Ultraviolet (UV) light 295
Unconnected output 176
Unicode 10
Uniting theorem 328
Universal gate 83, 419
Universal serial bus 179
Unsigned number 202, 212
Unused input 176
Up/down-counter 217
Up-counter 215
USB 179
use (in VHDL) 518
UV light 295

#### V

Vacuum tube 38
Variable 54, 538
Very large instruction word (VLIW) processor 482
Video compression 267
VLIW 482
VLSI 39
Volatile memory 292
Voltage 36
Volts 36

### W

wait for (in VHDL) 504 wait function (in SystemC) 500, 505 Watt 389 Waveform 94 Weight (of a digit in a number) 11 Western Union 8 While loop statements, 283 Width (of a bus) 170 Width (of a register) 168 Width (of a timer) 222 Width (of an adder) 181 Wire (in Verilog) 491, 496 Word (in memory) 285 Wrap around (for a counter) 215 write function (in SystemC) 497 Write port 226 Writing (a register) 168

#### ×

XNOR gate 81, 82 XOR gate 81, 82

#### Z

Zero-delay (gates) 91

Digital Design provides a modern approach to learning the increasingly important topic of digital systems design. The text's focus on register transfer level (RTL) design and modern applications not only leads to a better appreciation of computers and of today's ubiquitous digital devices, but also provides for a better understanding of careers involving digital design and embedded system design.

- An emphasis on RTL design, the level at which most digital design is now practiced.
- Bottom-up coverage, starting from transistors and gates, and working up stepby-step to more complex components. The book emphasizes design, not just components, involving behavior capture followed by circuit creation at various levels of abstraction.
- Extensive use of **basic examples** to teach and illustrate new concepts, and **application examples**, such as pacemakers, ultrasound machines, automobiles, and cell phones, to demonstrate the immediate relevance of concepts.
- Separation of basic design from optimization and tradeoffs, allowing development of a solid understanding of basic design, before considering the more advanced topic of optimization and tradeoffs.
- Flexible organization, enabling early or late coverage of optimization methods or of HDLs and enabling the choice of VHDL, Verilog, or SystemC.
- Companion books on Verilog and VHDL, organized with the same chapter structure and examples as the main book, allow for more in-depth HDL coverage.
- A clear bottom-up description of field-programmable gate arrays (FPGAs).
- The free **book companion website** offers extensive supporting materials, including graphical animated PowerPoint slides, a complete solutions manual for the instructor, and online tools that interactively illustrate key concepts. Go to www.wiley.com/college/vahid for more information on these resources.

# Students and Instructors, You have options with WileyFlex! This text is available in the following formats:

- E-Book Available in multiple e-book formats designed to save students money. Visit www.wiley.com/college/vahid to learn more and to purchase e-books directly from Wiley. E-Books are also available from www.coursesmart.com.
- Wiley Custom Select Instructors, are you interested in creating a custom version of this text to fit your specific and unique course? Visit customselect.wiley.com for more information and pricing. (Custom products often offer significant cost savings to students.)



www.wiley.com/college/vahid

