
Name\_\_\_\_\_

1. (6 points) Use DeMorgan's law to draw an equivalent gate representation of each of the following:



2. (6 points) An ASCII code table is provided below. Convert the hexadecimal numbers below, represented in ASCII code to their equivalent alpha- numeric representation.

**USASCII** code chart NUL DLE SOH STX DC2 ETX DC3 EOT DC4 ENQ NAK ACK SYN BEL ETB 0 0 BS CAN 0 1 SUB ESC FS 13 GS 0 1 RS

Ī	47	69	76	65	20	6D	65	20	61	6E	20	41	2E
	G	i	٧	е	[sp]	m	е	[sp]	а	n	[sp]	Α	

- 3. An 8 button keypad has a wireless transmitter that generates a 3 bit serial code for each key pressed. An additional parity bit is added before transmission so that the full 4 bit data block has odd parity. [Parity is defined as the number of 1's in a set of bits.]
  - a. (4 points) Fill in the parity bit for each set of bits in the table below so that every 4 bit transmission will have odd parity:

а	b	С	Р
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0


b. (4 points) Write a Verilog statement using Sum of Products that generates the value of P:


$$P = (^a \& ^b \& ^c) | (^a \& b \& c) | (a \& ^b \& c) | (a \& b \& ^c);$$

c. (4 points) Write a Verilog statement using XOR operators that generates the value of P:

$$P = {^{\sim}}(a {^{\wedge}} (b {^{\wedge}} c));$$

4. (12 points) You are asked to expand the design of a 7 segment decoder in order to create a hexadecimal display, i.e., adding the symbols A,B,C,D,E,F to an existing Verilog design. The additional design information is given below (do not confuse the segment driver names (a-g) with the hexadecimal digits (A-F)). Write the Verilog code you would add to the design and indicate with an arrow where you would insert your code in the existing design.





```
module hex decoder(input [3:0] hex in,
                                               output reg [6:0] seg_out );
                                               // seg_out maps bit 0 -> a ... bit 6 -> g
                                               always @ (hex_in) begin
                                                      case (hex in)
                                                              4'b0000: seg_out = 7'b0111111;
4'b1010: seg out = 7'b1110111;
                                                              4'b0001: seg out = 7'b0000110;
4'b1011: seg_out = 7'b1111100;
                                                              4'b0010: seg out = 7'b1011011;
4'b1100: seg out = 7'b1011000;
                                                              4'b0011: seg out = 7'b1001111;
4'b1101: seg out = 7'b1011110;
                                                              4'b0100: seg_out = 7'b1100110;
4'b1110: seg_out = 7'b1111001;
                                                              4'b0101: seg_out = 7'b1101101;
4'b1111: seg out = 7'b1110001;
                                                              4'b0110: seg_out = 7'b1111101;
                                                              4'b0111: seg_out = 7'b0000111;
                                                              4'b1000: seg out = 7'b1111111;
                                                              4'b1001: seg_out = 7'b1101111;
                                                              default: seg_out = 7'b0000000;
                                                      endcase
                                               end
```

•••

5. (15 points) Design a digital circuit (a Verilog module) that provides a thermometer like readout using a string of 7 adjacent LED's, from a 3 bit binary input (unsigned integer). For example, if data\_in is equal to 0, all LED's are off; if data\_in is equal to 7, all 7 LED's are on; if data\_in is equal to 3, 3 adjacent LED's are on; ... so that the LED string behaves like viewing a thermometer. Assume that a logic one will turn on an LED. A control signal, ena is included. If ena is 0, the LED's are off; if ena is 1, the LED's are on. Start with the top module definition below. (I recommend using "case" and/or "if ... else" statements.)

module therm\_code (input [2:0] data\_in, input ena, output reg [6:0] led\_array);


endmodule

6. (12 points) Design a digital circuit (a Verilog module) that converts a 4 bit signed twos complement number into a 3 bit unsigned binary number (absolute value) with a sign bit (0 positive, 1 negative). (If you can't do this directly to Verilog, you should start with a truth table.)

module abs\_val (input [3:0] d\_2s\_cmp, output reg [2:0] data\_av, output reg sign);

endmodule

7. (12 points) Using the modules defined in problems 5 & 6 (therm\_code, abs\_val), design the next level hierarchy illustrated in the block diagram below in a Verilog module. This module will now drive two sets of LED's, one set illuminated for positive numbers and the other for negative numbers.



```
module full_decoder (input [3:0] signed_data, output [6:0] pos_led_array, output [6:0] neg_led_array);

// define wire and reg variables
```

```
wire [2:0] internal_d;
wire internal_ena;
wire internal_ena_bar;
// use an assign statement to take care of inverted enable
assign internal_ena_bar = ~internal_ena;
```

```
// instantiate the three modules — I'll do the skeleton of the first one abs_val u1 ( signed_data, internal_d, internal_ena );
```

therm\_code u2 (internal\_d, internal\_ena, neg\_led\_array);

therm\_code u3 (internal\_d, internal\_ena\_bar, pos\_led\_array);

endmodule