

# An ultra low power current-mode filter for neuromorphic systems and biomedical signal processing

Chiara Bartolozzi, Srinjoy Mitra, Giacomo Indiveri  
Institute for Neuroinformatics  
UNI | ETH Zürich  
Wintherthurerstr. 190, 8057, Switzerland  
Email: chiara@ini.phys.ethz.ch

**Abstract**— Current-mode log-domain CMOS filters have favorable properties, such as wide dynamic range at low supply voltage, compactness, linearity and low power consumption. These properties are becoming increasingly important for biomedical applications that require extremely low-power dissipation and neuromorphic circuits that attempt to reproduce the biophysics of biological neurons and synapses. We present a current-mode log-domain integrator circuit with tunable gain that is extremely compact, compared to analogous state-of-the-art solutions. We show how the circuit proposed can implement a wide range of cut-off frequencies, extending over four orders of magnitude and dissipates less than  $1nW$  for cutoff frequencies lower than 100Hz. We derive the circuit's linear and non-linear characteristics through analytical derivations, present SPICE simulations that are in accordance with the theoretical analysis, and show measurements from a test chip comprising the VLSI implementation of the circuit proposed.

## I. INTRODUCTION

Since the early 90's there has been growing interest in current-mode design approach [1]. Current-mode circuits have been shown to have a wide variety of useful features, including the capability of operating with large bandwidth at low supply voltages [2]. Current-mode CMOS circuits operated in the subthreshold, or weak-inversion, regime can be used to implement *log-domain filters* [3]. The log-domain paradigm has the advantage of producing linear building blocks by dealing with non linearities at the component level and, as any other companding technique [4], it improves the circuit's dynamic range [5].

In this paper we present a low-power current-mode linear integrator, the "Diff-Pair Integrator" (DPI), that has the same properties of classical log-domain first order low pass filters [3], but with the additional advantage of providing tunable gain independent from the (tunable) time constant, compact layout, better matching properties and lower power consumption.

The DPI's low-power and compactness features, combined with its capabilities of generating low cut-off frequencies make it ideal for biomedical applications [6], [7], as well as neuromorphic systems that require large filter bank arrays, such as silicon cochleas or pulse-based neural network devices [8], [9]. In the next sections we present the circuit description, SPICE




Fig. 1. Diff-pair integrator circuit schematics. The  $I_{in}$  and  $I_{\tau}$  current sources are implemented with single MOSFETs biased in subthreshold.

simulations results, and experimental results measured from a prototype chip, fabricated using a standard AMS  $0.35\mu$  CMOS technology.

## II. THE DIFF-PAIR INTEGRATOR CIRCUIT

The DPI is a CMOS current-mode circuit that operates in the subthreshold regime [10]. As shown in Fig. 1, it comprises only 3 n-FETs, 2 p-FETs and 1 capacitor. The two current sources of Fig. 1 are implemented using two subthreshold MOSFETs: one n-FET for the  $I_{in}$  current and one p-FET for the  $I_{\tau}$  current.

In subthreshold, the output p-FET  $M_{out}$  produces a current that changes exponentially with its gate voltage  $V_c$ . Specifically:

$$I_{out} = I_0 e^{-\frac{\kappa(V_c - V_{dd})}{U_T}}, \quad (1)$$

where  $V_{dd}$  is the power supply voltage,  $I_0$  is the leakage current,  $\kappa$  is the subthreshold slope factor, and  $U_T$  is the thermal voltage [10]. Similarly, the subthreshold branch current  $I_d$  of the differential pair, formed by the current source  $I_{in}$ ,  $M_g$ , and  $M_d$ , can be expressed as:

$$I_d = I_{in} \frac{e^{\frac{\kappa V_c}{U_T}}}{e^{\frac{\kappa V_c}{U_T}} + e^{\frac{\kappa V_g}{U_T}}}, \quad (2)$$






Fig. 3. Simulated DPI circuit transfer function, for a DC input current value of  $10\text{nA}$ ; (a) plots with different values of  $I_\tau$ , ranging from  $0.3\text{nA}$  to  $1.5\text{nA}$ ; (b) plots with different values of  $V_g$  ranging from  $2.6\text{V}$  to  $2.85\text{V}$ .




Fig. 4. Simulated Total Harmonic Distortion (THD) of DPI circuit, for two values of the supply voltage  $V_{dd}$ .




Fig. 5. Simulated power dissipation for increasing values of cutoff-frequency (set by  $I_\tau$ )

To test the linearity condition derived in Section II, we simulated the DPI circuit with input currents with a DC component  $I_{in}$  greater than  $I_\tau$ , and different values of AC component  $i_{in}$ . In the simulations we set  $V_g = V_{dd} - 0.4\text{V}$ ,  $I_\tau = 1\text{pA}$ ,  $I_{in} = 10\text{pA}$ , and the frequency of the AC input signal was matched to the filter's cutoff-frequency of  $6\text{Hz}$ . In Fig.4 we plot the circuit's Total Harmonic Distortion (THD) as a function of  $i_{in}/I_{in}$ , for two different values of supply voltage.

The values used in the simulations above are typical in neuromorphic and biomedical applications [9], [7]. In these conditions (and with  $V_{dd} = 1.2\text{V}$ ) the circuit dissipates less than  $1\text{nW}$ . In Fig.5 we plot the DPI's power dissipation as a function of desired cutoff-frequency. In this experiment we set  $V_g = V_{dd} - 0.4\text{V}$ , fixed the  $i_{in}/I_{in}$  ratio to  $0.5$  (for a THD of approximately  $0.6\%$ ), set  $I_{in} = 10I_\tau$ , and varied  $I_\tau$  from  $1\text{pA}$  to  $50\text{nA}$ . For each value of  $I_\tau$  we computed the cutoff frequency, stimulated the DPI with the same frequency and measured the average power dissipation. As shown, the power consumption is proportional to the desired cutoff frequency (*i.e.* to  $I_\tau$ ), and for frequencies lower than  $100\text{Hz}$  it is extremely efficient.

#### IV. EXPERIMENTAL RESULTS

In this section we present experimental results from the VLSI implementation of the DPI circuit. We fabricated a prototype VLSI chip comprising the DPI circuit among other test structures using a standard AMS  $0.35\mu\text{m}$  CMOS technology.




Fig. 6. Layout of the DPI test circuit. The highlighted area corresponds to the schematic of Fig. 1. The light gray area shows additional testing structures not described in this paper.

The DPI circuit does not require isolated well structures (as opposed to the circuit of Fig. 2), therefore its total layout area requirement is very small (see Fig. 6). The highlighted part of Fig. 6 corresponds to the schematic diagram of Fig. 1, and occupies an area of  $464.750\mu\text{m}^2$ .

We measured the DPI circuit's response to input subthreshold current pulses, for different time constant and gain settings. In Fig. 7(a) we show the circuit's response with a small  $I_\tau$  current, and as a function of different  $V_g$  gain settings. The background shaded lines represent the measured data, while the solid, dashed and dot-dashed curves represent fits with eq. (8) and eq. (9). The time-constant estimated from the fits does not change with  $V_g$  and is of the order of seconds. In Fig. 7(b) we show the DPI response to input current pulses,




Fig. 7. Measured DPI step response for different gain and time constant settings. The shaded curves show the DPI response measured over multiple repetitions; The superimposed dashed curves represent the fits of the data with eq. (8) and eq. (9). In (a)  $I_\tau$  is set to be very small (the p-FET used to generate  $I_\tau$  has a  $V_{gs} = 150mV$ ), and the circuit time constant is about one second. In (b)  $I_\tau$  is set to be relatively large ( $V_{gs} = 570mV$ ) in order to obtain a time constant of the order of  $\mu s$  (note the different time scale on the abscissa axis).

TABLE II  
SPECIFICATIONS OF THE DPI CIRCUIT.

Area (without pads and guard rings)	464.750 $\mu m^2$
Power dissipation @ $I_\tau = 1pA$ , $V_{dd} = 1.2V$	0.7mW
Supply voltage	1.2V – 3.3V
$f_c$ tuning range	from 1Hz – 50KHz
THD @ $i_{in}/I_{in} = 0.1$	-60dB
THD @ $i_{in}/I_{in} = 0.8$	-41.4dB

for larger values of  $I_\tau$  which produce time constants of the order of micro-seconds (note the different scale on the abscissa axis). These results are in accordance with both theoretical derivation and simulation results: decreasing  $V_g$  increases the DPI gain exponentially, while the DPI time constant, set by adjusting the current  $I_\tau$ , does not change with  $V_g$ .

## V. CONCLUSION

We designed and implemented a low-power current-mode log-domain integrator circuit. We described its properties by means of formal analysis, SPICE simulations, and experimental results. The results shown in each of these cases are consistent with each other and show that the DPI circuit has typical standard log-domain filter properties [3], with the additional feature of independently tunable gain. We derived from the circuit's theoretical analysis a linearity condition that sets a constraint on the ratio between the input current and the time constant current. We verified this linearity condition with SPICE simulations and estimated the THD for typical operating conditions in biomedical and neuromorphic applications [11]. Next to providing a tunable gain, the strength of this circuit is its compactness: with respect to the standard log-domain integrator [3] its layout doesn't need isolated well structures and can therefore be implemented using much less silicon area.

The design of the DPI integrator was carried out in the context of neuromorphic analog VLSI research, with the aim of realizing a faithful VLSI models of biological synapses. The result of this research lead to the design of a novel log-domain filter, with tunable gain and adjustable time constant,

that differs from classical log-domain filters designed using translinear principles or log-domain synthesis techniques. The favorable properties of this novel circuit make it suitable also for other application domains such as biomedical signal processing.

## ACKNOWLEDGMENT

This work was funded by the EU grants ALAVLSI (IST-2001-38099) and by the ETH TH0-20174-04 grant. The chip was fabricated via the EUROPRATICE service.

## REFERENCES

- [1] C. Tomazou, F. J. Lidgey, and D. G. Haigh, Eds., *Analogue IC design: the current-mode approach*. Stevenage, Herts., UK: Peregrinus, 1990.
- [2] J. Ramirez-Angulo, M. Robinson, and Sanchez-Sinencio, "Current-mode continuous-time filters: Two design approaches," *IEEE Transactions on Circuits and Systems*, vol. 39, no. 6, pp. 337–341, June 1992.
- [3] D. Frey, "Future implications of the log domain paradigm," in *IEE Proceedings Circuits Devices Systems*, vol. 147, no. 1, February 2000, pp. 65–72.
- [4] E. Seevinck, "Companding current-mode integrator: A new circuit principle for continuous-time monolithic filters," *Electronics Letters*, vol. 26, no. 24, pp. 2046–2047, Nov. 1990.
- [5] D. R. Frey, "Log-domain filtering: An approach to current-mode filtering," *IEE Proceedings G: Circuits, Devices and Systems*, vol. 140, no. 6, pp. 406–416, Dec. 1993.
- [6] L. S. Y. Wong, S. Hossain, A. Ta, J. Edvinsson, D. H. Rivas, and N. H., "A very low-power CMOS mixed-signal ic for implantable pacemaker applications," *IEEE Jour. of Solid-State Circuits*, vol. 39, no. 12, pp. 2446–2456, Dec. 2004.
- [7] S. Solís-Bustos, J. Silva-Martínez, F. Maloberti, and E. Sánchez-Sinencio, "A 60-db dynamic-range CMOS sixth-order 2.4-hz low-pass filter for medical applications," *IEEE Transactions on Circuits and Systems II*, vol. 47, no. 12, pp. 1391–1398, Dec. 2000.
- [8] A. van Schaik and S.-C. Liu, "AER EAR: A matched silicon cochlea pair with address event representation interface," in *IEEE International Symposium on Circuits and Systems*, vol. V, no. 4213–4216, May 2005.
- [9] G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," *IEEE Transactions on Neural Networks*, vol. 17, no. 1, pp. 211–221, Jan 2006.
- [10] S.-C. Liu, J. Kramer, G. Indiveri, T. Delbrück, and R. Douglas, *Analogue VLSI: Circuits and Principles*. MIT Press, 2002.
- [11] G. Indiveri, *Smart Adaptive Systems in Silicon*. Kluwer Academic Publishers, 2004, ch. Neuromorphic Engineering, pp. 67–84.