# Am25LS2519

Quad Register with Two Independently Controlled Three-State Outputs

#### DISTINCTIVE CHARACTERISTICS

- · Two sets of fully buffered three-state outputs
- Four D-type flip-flops
- · Polarity control on W outputs
- Buffered common clock enable

- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs


## **GENERAL DESCRIPTION**

The Am25LS2519 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements on the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control ( $\overline{OE}$ ) input is LOW. When the appropriate  $\overline{OE}$  input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs – W and Y – are provided such

that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am25LS2519 is packaged in a space saving (0.3-inch row spacing) 20-pin package.

#### **BLOCK DIAGRAM**




#### RELATED PRODUCTS

Part No.	Description
Am25S18, Am2918	Quad D Register
Am25LS2518	Quad D Register

03660B

Refer to Page 13-1 for Essential Information on Military Devices

9-95



03660B

# PIN DESCRIPTION

Pin No.	Name	1/0	Description
	Di	- 1	Any of the four D flip-flop data lines.
17	Ē	1	Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.
9	СР	1	Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.
7, 8	OE-W, OE-Y	0	Output Enable. When $\overline{\text{OE}}$ is LOW, the register is enable to the output. When HIGH, the output is in the high-impedance state. The $\overline{\text{OE-W}}$ controls the W set of outputs, and $\overline{\text{OE-Y}}$ controls the Y set.
	Yi	0	Any of the four non-inverting three-state output lines.
	Wi	0	Any of the four three-state outputs with polarity control.
18	POL	0	Polarity Control. The W <sub>i</sub> outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.
19	CLR		Asynchronous Clear. When CLR is LOW, the internal Q flip-flops are reset to LOW.


#### **FUNCTION TABLE**

FUNCTION	INPUTS						INTERNAL	OUTPUTS		
	СР	Di	Ē	CLR	POL	OE-W	OE-Y	Q	Wi	Yį
Output Three-State Control	X X X	X X X	X X X	X X X	X X X	HLHL	H H L	NC NC NC NC	Z Enabled Z Enabled	Enabled Z Z Z Enabled
W <sub>i</sub> Polarity	×	×	×	×	L H	L	L	NC NC	Non-Inverting Inverting	Non-Inverting Non-Inverting
Asynchronous Clear	X	×	×	L L	L H	L	L L	L L	L H	L L
Clock Enabled	† † † † † † † † † † † † † † † † † † † †	X L H	H L L	H H H	X L H L	X L L	X L L	NC L L H	NC L H H	NC L L H

L = LOW H = HIGH Z = High-Impedance

X = Don't Care NC = No Change ↑ = LOW to HIGH Transition

#### **APPLICATION**



Convenient Register Content Monitor or Test Point

Refer to Page 13-1 for Essential Information on Military Devices

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65°C to +150°C
Ambient Temperature Under Bias	55°C to +125°C
Supply Voltage to Ground Potential	l
Continuous	0.5V to +7.0V
DC Voltage Applied to Outputs For	r
High Output State	0.5V to +V <sub>CC</sub> max
DC Input Voltage	0.5V to +7.0V
DC Output Current, Into Outputs	
DC Input Current	30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

Commercial (C) Devices	
Temperature	
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to +5.5V
Operating ranges define those limits	over which the function-
ality of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)		Description Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units
		V <sub>CC</sub> = MIN MIL, I <sub>OH</sub> = -1.0mA		= – 1.0mA	2.4	3.4			
VOH	Output HIGH Voltage	VIN = VIH OF VIL	COM'L, IC	H = -2.6mA	2.4	3.4		Volts	
			I <sub>OL</sub> = 4.0	mA			0.4	Volts	
VoL	Output LOW Voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 8.0	nA			0.45		
VOL	Couput ECVI Vollage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 12r	vA			0.5		
VIH	input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts		
		Currenteed input logical LOW MIL		MIL			0.7		
V <sub>1L</sub>	V <sub>1L</sub> Input LOW Level		Guaranteed input logical LOW voltage for all inputs.				0.8	Voits	
Vi	Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA					- 1.5	Volts	
lil.	Input LOW Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	0.4V				-0.36	mA	
л <u>н</u>	Input HIGH Current	VCC = MAX, VIN =	2.7V				20	μΑ	
11	Input HIGH Current	VCC = MAX, VIN =	7.0V				0.1	mA	
-	Off Charles (UKah (manadanas)		Vo = 0.4	V <sub>O</sub> = 0.4V			-20		
loz	Off-State (High-Impedance) Output Current	V <sub>CC</sub> = MAX	$V_0 = 2.4$	<i>i</i>			20	μΑ	
Isc	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX			- 15		-85	mA	
	Power Supply Current	LV . MAY		MIL		24	36		
loc	(Note 4)			COM'L		24	39	mA.	

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MiN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Inputs grounded; outputs open.

# SWITCHING CHARACTERISTICS (TA = +25°C, V<sub>CC</sub> = 5.0V)

Parameters	Description	Test Conditions	Min	Тур	Max	Units
tpHL				22	33	
tpHL	Clock to Yi	1		20	30	ns
tpLH	Clock to Wi	1		24	36	
t <sub>PHL</sub>	(Either Polarity)			24	36	ns
1 <sub>PHL</sub>	Clear to Yi			29	43	ns
†PLH		1		25	37	
tpHL	Clear to Wi			30	45	ns
t <sub>PLH</sub>		1		23	34	
<sup>†</sup> PHL	Polarity to Wi	C <sub>L</sub> = 15pF		25	37	ns
tpw	Clear	$R_L = 2.0k\Omega$	18			ns
<u>. F</u>	LOW	1	15			
tpw	Clock Pulse Width HIGH	18			ns	
ts	Data	1	15			ns
th	Data	1	5			ns
ts	Data Enable	1	20			ns
th	Data Enable	[	0			ns
ts	Set-up Time, Clear Recovery (Inactive) to clock		20	15		ns
tzH		] [		11	17	] .
tzL	Output Enable to W or Y			13	20	ns
tHZ		C <sub>L</sub> = 5.0pF		13	20	
t <sub>LZ</sub>	Output Enable to WorY	$R_L = 2.0k\Omega$	,	11	17	ns
f <sub>max</sub>	Maximum Clock Frequency (Note 1)	$C_L = 15pF$ $R_L = 2.0k\Omega$	35	45		MHz

Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.


## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

				COMMERCIAL			MILITARY		
			·	Am25l	_S2519	Am25LS2519		1	
Parameters	Des	scription	Test Conditions	Min	Max	Min	Max	Units	
†PLH					39		42	ns	
t <sub>PHL</sub>	Clock to Yi				39		45	115	
tPLH	Clock to Wi				41		43	ns	
tPHL	(Either Polar	ity)			44		48	115	
t <sub>PHL</sub>	Clear to Yi		1 [_		52		58	ns	
tPLH	Clear to Wi				42		43		
tPHL					51		53	ns	
t <sub>PLH</sub>	Polarity to Wi				41		45	ns	
tPHL			C <sub>L</sub> = 50pF		42		44	118	
t <sub>pw</sub>	Clear		R <sub>L</sub> = 2.0kΩ	20		20		ns	
	<b></b>	LOW		20		20			
t <sub>pw</sub>	Cłock	HIGH	7 [	20		20		ns	
ts	Data			15		15	l	ns	
th	Data		7 [	10		10	<u> </u>	ns	
ts	Data Enable		7 [	25		25		ns	
th	Data Enable		7 [	0		0		ns	
ts	Set-up Time Recovery (Ir	, Clear nactive) to Clock	7	23		24		ns	
tzн			7		24		27	_	
tzı	Output Enable to W <sub>i</sub> or Y <sub>i</sub>				29		35	<u> </u>	
tHZ			Ci = 5.0pF		33		45	ns	
4.z	Output Enat	ole to Wior Yi	$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$		22		26	ris	
f <sub>max</sub>	Maximum Clock Frequency (Note 1)		$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$	30		25		MHz	

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

03660B

# Am25LS2519 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

03660B

Refer to Page 13-1 for Essential Information on Military Devices

# This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.