

PSoC® Creator™ Project Datasheet for CY8CKIT059_CW_Decoder

Creation Time: 06/04/2018 00:16:57

User: koseki-7\koseki

Project: CY8CKIT-059_CW_Decoder

Tool: PSoC Creator 4.2

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600 http://www.cypress.com



Copyright

Copyright © 2018 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

1 Overview	
2 Pins	3
2.1 Hardware Pins	4
2.2 Hardware Ports	6
2.3 Software Pins	8
3 System Settings	10
3.1 System Configuration	10
3.2 System Debug Settings	10
3.3 System Operating Conditions	10
4 Clocks	11
4.1 System Clocks	12
4.2 Local and Design Wide Clocks	12
5 Interrupts and DMAs	14
5.1 Interrupts	14
5.2 DMAs	
6 Flash Memory	
7 Design Contents	
7.1 Schematic Sheet: API_Control	
7.2 Schematic Sheet: ADC_Filter	
8 Components	18
8.1 Component type: ADC_DelSig [v3.30]	18
8.1.1 Instance ADC_DelSig	18
8.2 Component type: CyControlReg [v1.80]	
8.2.1 Instance Control_Reg_1	20
8.3 Component type: CyStatusReg [v1.90]	20
8.3.1 Instance Status_Reg_1	20
8.4 Component type: Filter [v2.30]	
8.4.1 Instance Filter	
8.5 Component type: I2C [v3.50]	
8.5.1 Instance I2C_1	
8.6 Component type: OpAmp [v1.90]	
8.6.1 Instance Opamp_1	
8.6.2 Instance Opamp_2	
8.7 Component type: PGA [v2.0]	
8.7.1 Instance PGA_1	
8.8 Component type: Timer [v2.70]	
8.8.1 Instance Timer_1	
8.9 Component type: VDAC8 [v1.90]	
8.9.1 Instance VDAC8	
9 Other Resources	21



1 Overview

The Cypress PSoC 5 is a family of 32-bit devices with the following characteristics:

- High-performance 32-bit ARM Cortex-M3 core with a nested vectored interrupt controller (NVIC) and a high-performance DMA controller
- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals, such as USB, I2C and SPI
- Analog subsystem that includes 20-bit Delta Sigma converters (ADC), SAR ADCs, 8-bit DACs that can be configured for 12-bit operation, comparators, op amps and configurable switched capacitor (SC) and continuous time (CT) blocks to create PGAs, TIAs, mixers, and more
- Several types of memory elements, including SRAM, flash, and EEPROM
- Programming and debug system through JTAG, serial wire debug (SWD), and single wire viewer (SWV)
- · Flexible routing to all pins

Figure 1 shows the major components of a typical <u>CY8C58LP</u> series member PSoC 5LP device. For details on all the systems listed above, please refer to the <u>PSoC 5LP Technical Reference Manual</u>.




Figure 1. CY8C58LP Device Series Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C5888LTI-LP097
Package Name	68-QFN
Family	PSoC 5LP
Series	CY8C58LP
Max CPU speed (MHz)	0
Flash size (kB)	256
SRAM size (kB)	64
EEPROM size (bytes)	2048
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celsius)	-40 to 85
JTAG ID	0x2E161069

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by Bus Clock, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Resource Type	Used	Free	Max	% Used
Digital Clocks	2	6	8	25.00 %
Analog Clocks	1	3	4	25.00 %
CapSense Buffers	0	2	2	0.00 %
Digital Filter Block	1	0	1	100.00 %
Interrupts	4	28	32	12.50 %
10	16	32	48	33.33 %
Segment LCD	0	1	1	0.00 %
CAN 2.0b	0	1	1	0.00 %
I2C	1	0	1	100.00 %
USB	0	1	1	0.00 %
DMA Channels	1	23	24	4.17 %
Timer	1	3	4	25.00 %
UDB				
Macrocells	1	191	192	0.52 %
Unique P-terms	0	384	384	0.00 %
Total P-terms	0			
Datapath Cells	0	24	24	0.00 %
Status Cells	1	23	24	4.17 %
Status Registers	1			
Control Cells	1	23	24	4.17 %
Control Registers	1			
Opamp	2	2	4	50.00 %
Comparator	0	4	4	0.00 %
Delta-Sigma ADC	1	0	1	100.00 %
LPF	0	2	2	0.00 %
SAR ADC	0	2	2	0.00 %
Analog (SC/CT) Blocks	1	3	4	25.00 %
DAC				
VIDAC	1	3	4	25.00 %



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Type	Drive Mode	Reset State
1	P2[6]	TONE	Software	Strong drive	HiZ Analog Unb
			In/Out		_
2	P2[7]	MON_ISR	Software	Strong drive	HiZ Analog Unb
			In/Out		
3	P12[4]	SIO [unused]			HiZ Analog Unb
4	P12[5]	SIO [unused]			HiZ Analog Unb
5	VSSB	VSSB	Dedicated		
6	IND	IND	Dedicated		
7	VB	VB	Dedicated		
8	VBAT	VBAT	Dedicated		
9	VSSD	VSSD	Power		
10	XRES_N	XRES_N	Dedicated		
11	P1[0]	Debug:SWD_IO	Reserved		
12	P1[1]	Debug:SWD_CK	Reserved		
13	P1[2]	GPIO [unused]			HiZ Analog Unb
14	P1[3]	Debug:SWV	Reserved		
15	P1[4]	GPIO [unused]			HiZ Analog Unb
16	P1[5]	GPIO [unused]			HiZ Analog Unb
17	VDDIO1	VDDIO1	Power		
18	P1[6]	GPIO [unused]			HiZ Analog Unb
19	P1[7]	GPIO [unused]			HiZ Analog Unb
20	P12[6]	SIO [unused]			HiZ Analog Unb
21	P12[7]	SIO [unused]			HiZ Analog Unb
22	P15[6]	USB IO [unused]			HiZ Analog Unb
23	P15[7]	USB IO [unused]			HiZ Analog Unb
24	VDDD	VDDD	Power		
25	VSSD	VSSD	Power		
26	VCCD	VCCD	Power		
27	P15[0]	GPIO [unused]			HiZ Analog Unb
28	P15[1]	GPIO [unused]			HiZ Analog Unb
29	P3[0]	GPIO [unused]			HiZ Analog Unb
30	P3[1]	GPIO [unused]			HiZ Analog Unb
31	P3[2]	GPIO [unused]			HiZ Analog Unb
32	P3[3]	GPIO [unused]			HiZ Analog Unb
33	P3[4]	GPIO [unused]			HiZ Analog Unb
34	P3[5]	GPIO [unused]			HiZ Analog Unb
35	VDDIO3	VDDIO3	Power		-
36	P3[6]	AF_OUT	Analog	HiZ analog	HiZ Analog Unb
37	P3[7]	GPIO [unused]			HiZ Analog Unb
38	P12[0]	SCL	Dgtl I/O	OD, DL	HiZ Analog Unb
39	P12[1]	SDA	Dgtl I/O	OD, DL	HiZ Analog Unb
40	P15[2]	GPIO [unused]			HiZ Analog Unb
41	P15[3]	GPIO [unused]			HiZ Analog Unb
42	VCCA	VCCA	Power		
43	VSSA	VSSA	Power		
44	VDDA	VDDA	Power		
			2018 00:16		



Pin	Port	Name	Туре	Drive Mode	Reset State
45	VSSD	VSSD	Power		
46	P12[2]	SIO [unused]			HiZ Analog Unb
47	P12[3]	SIO [unused]			HiZ Analog Unb
48	P0[0]	AF_IN	Analog	HiZ analog	HiZ Analog Unb
49	P0[1]	VREF_OUT	Analog	HiZ analog	HiZ Analog Unb
50	P0[2]	GPIO [unused]			HiZ Analog Unb
51	P0[3]	GPIO [unused]			HiZ Analog Unb
52	VDDIO0	VDDIO0	Power		
53	P0[4]	GPIO [unused]			HiZ Analog Unb
54	P0[5]	GPIO [unused]			HiZ Analog Unb
55	P0[6]	GPIO [unused]			HiZ Analog Unb
56	P0[7]	GPIO [unused]			HiZ Analog Unb
57	VCCD	VCCD	Power		
58	VSSD	VSSD	Power		
59	VDDD	VDDD	Power		
60	P15[4]	GPIO [unused]			HiZ Analog Unb
61	P15[5]	GPIO [unused]			HiZ Analog Unb
62	P2[0]	LED	Software In/Out	Strong drive	HiZ Analog Unb
63	P2[1]	LED_1	Software In/Out	Strong drive	HiZ Analog Unb
64	P2[2]	PI_KEY_1	Software In/Out	Res pull up	HiZ Analog Unb
65	P2[3]	PI_KEY_0	Software In/Out	Res pull up	HiZ Analog Unb
66	P2[4]	ROT_A	Software In/Out	Res pull up	HiZ Analog Unb
67	VDDIO2	VDDIO2	Power		
68	P2[5]	ROT_B	Software In/Out	Res pull up	HiZ Analog Unb

Abbreviations used in Table 3 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- HiZ analog = High impedance analog
- Dgtl I/O = Digital In/Out
- OD, DL = Open drain, drives low
- Res pull up = Resistive pull up



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Туре	Drive Mode	Reset State
P0[0]	48	AF IN	Analog	HiZ analog	HiZ Analog Unb
P0[1]	49	VREF OUT	Analog	HiZ analog	HiZ Analog Unb
P0[2]	50	GPIO [unused]		5	HiZ Analog Unb
P0[3]	51	GPIO [unused]			HiZ Analog Unb
P0[4]	53	GPIO [unused]			HiZ Analog Unb
P0[5]	54	GPIO [unused]			HiZ Analog Unb
P0[6]	55	GPIO [unused]			HiZ Analog Unb
P0[7]	56	GPIO [unused]			HiZ Analog Unb
P1[0]	11	Debug:SWD_IO	Reserved		· /
P1[1]	12	Debug:SWD CK	Reserved		
P1[2]	13	GPIO [unused]	110001104		HiZ Analog Unb
P1[3]	14	Debug:SWV	Reserved		The Finding of the
P1[4]	15	GPIO [unused]	reserved		HiZ Analog Unb
P1[5]	16	GPIO [unused]			HiZ Analog Unb
P1[6]	18	GPIO [unused]			HiZ Analog Unb
P1[7]	19	GPIO [unused]			HiZ Analog Unb
P12[0]	38	SCL	Dgtl I/O	OD, DL	HiZ Analog Unb
P12[1]	39	SDA	Dgtl I/O	OD, DL	HiZ Analog Unb
P12[2]	46	SIO [unused]	Dgii i/O	OD, DL	HiZ Analog Unb
P12[3]	47	SIO [unused]			HiZ Analog Unb
P12[4]	3	SIO [unused]			HiZ Analog Unb
P12[4]	4	SIO [unused]			HiZ Analog Unb
P12[6]	20	SIO [unused]			HiZ Analog Unb
P12[7]	21	SIO [unused]			HiZ Analog Unb
P15[0]	27	GPIO [unused]	-		HiZ Analog Unb
P15[1]	28	GPIO [unused]			HiZ Analog Unb
P15[2]	40	GPIO [unused]			HiZ Analog Unb
	41	GPIO [unused]			HiZ Analog Unb
P15[3]	60	GPIO [unused]			•
P15[4]	61	GPIO [unused]			HiZ Analog Unb HiZ Analog Unb
P15[5]	22	USB IO [unused]			
P15[6]					HiZ Analog Unb HiZ Analog Unb
P15[7]	23	USB IO [unused] LED	Software	Ctrong drive	
P2[0]	62		In/Out	Strong drive	HiZ Analog Unb
P2[1]	63	LED_1	Software In/Out	Strong drive	HiZ Analog Unb
P2[2]	64	PI_KEY_1	Software In/Out	Res pull up	HiZ Analog Unb
P2[3]	65	PI_KEY_0	Software In/Out	Res pull up	HiZ Analog Unb
P2[4]	66	ROT_A	Software In/Out	Res pull up	HiZ Analog Unb
P2[5]	68	ROT_B	Software In/Out	Res pull up	HiZ Analog Unb
P2[6]	1	TONE	Software In/Out	Strong drive	HiZ Analog Unb



Port	Pin	Name	Type	Drive Mode	Reset State
P2[7]	2	MON_ISR	Software	Strong drive	HiZ Analog Unb
			In/Out		
P3[0]	29	GPIO [unused]			HiZ Analog Unb
P3[1]	30	GPIO [unused]			HiZ Analog Unb
P3[2]	31	GPIO [unused]			HiZ Analog Unb
P3[3]	32	GPIO [unused]			HiZ Analog Unb
P3[4]	33	GPIO [unused]			HiZ Analog Unb
P3[5]	34	GPIO [unused]			HiZ Analog Unb
P3[6]	36	AF_OUT	Analog	HiZ analog	HiZ Analog Unb
P3[7]	37	GPIO [unused]			HiZ Analog Unb

Abbreviations used in Table 4 have the following meanings:

- HiZ analog = High impedance analog
- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl I/O = Digital In/Out
- OD, DL = Open drain, drives low
- Res pull up = Resistive pull up



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

AF_OUT Debug:SWD_CK P1[1] Reserved Debug:SWD_IO P1[0] Reserved Debug:SWV P1[3] Reserved Debug:SWV P1[3] Reserved GPIO [unused] P3[4] HiZ Analog Unb GPIO [unused] P15[5] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[4] HiZ Analog Unb GPIO [unused] P3[7] HiZ Analog Unb GPIO [unused] P3[8] HiZ Analog Unb GPIO [unused] P0[9] HiZ Analog Unb GPIO [unused] P0[1] HiZ Analog Unb GPIO [unused] P0[2] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P15[6] HiZ Analog Unb GPIO [unused] P15[7] HiZ Analog Unb GPIO [unused] P15[8] HiZ Analog Unb GPIO [unused] P15[9] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb	AF_IN AF_OUT Debug:SWD_CK Debug:SWD_IO Debug:SWV GPIO [unused]	P0[0] P3[6] P1[1] P1[0] P1[3] P3[4] P3[7] P15[5]	Analog Analog Reserved Reserved	HiZ Analog Unb HiZ Analog Unb HiZ Analog Unb HiZ Analog Unb
Debug:SWD_CK Debug:SWD_IO P1[0] Reserved Debug:SWV P1[3] Reserved GPIO [unused] P3[4] HiZ Analog Unb GPIO [unused] P15[5] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P0[8] HiZ Analog Unb GPIO [unused] P0[9] HiZ Analog Unb GPIO [unused] P0[1] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb	Debug:SWD_CK Debug:SWD_IO Debug:SWV GPIO [unused]	P1[1] P1[0] P1[3] P3[4] P3[7] P15[5]	Reserved Reserved	HiZ Analog Unb HiZ Analog Unb
Debug:SWD_IO P1[0] Reserved Debug:SWV P1[3] Reserved GPIO [unused] P3[4] HiZ Analog Unb GPIO [unused] P3[7] HiZ Analog Unb GPIO [unused] P15[5] HiZ Analog Unb GPIO [unused] P3[0] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[2] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb	Debug:SWD_IO Debug:SWV GPIO [unused]	P1[0] P1[3] P3[4] P3[7] P15[5]	Reserved	HiZ Analog Unb
Debug:SWV P1[3] Reserved GPIO [unused] P3[4] HiZ Analog Unb GPIO [unused] P3[7] HiZ Analog Unb GPIO [unused] P15[5] HiZ Analog Unb GPIO [unused] P3[0] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb	Debug:SWV GPIO [unused]	P1[3] P3[4] P3[7] P15[5]		HiZ Analog Unb
GPIO [unused] P3[4] HiZ Analog Unit GPIO [unused] P3[7] HiZ Analog Unit GPIO [unused] P15[5] HiZ Analog Unit GPIO [unused] P3[0] HiZ Analog Unit GPIO [unused] P15[1] HiZ Analog Unit GPIO [unused] P3[1] HiZ Analog Unit GPIO [unused] P3[3] HiZ Analog Unit GPIO [unused] P3[2] HiZ Analog Unit GPIO [unused] P0[3] HiZ Analog Unit GPIO [unused] P0[2] HiZ Analog Unit GPIO [unused] P0[4] HiZ Analog Unit GPIO [unused] P0[7] HiZ Analog Unit GPIO [unused] P15[2] HiZ Analog Unit GPIO [unused] P15[4] HiZ Analog Unit	GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused]	P3[4] P3[7] P15[5]	Reserved	HiZ Analog Unb
GPIO [unused] P3[7] HiZ Analog Unb GPIO [unused] P15[5] HiZ Analog Unb GPIO [unused] P3[0] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb	GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused]	P3[7] P15[5]		HiZ Analog Unb
GPIO [unused] P3[7] HiZ Analog Unb GPIO [unused] P15[5] HiZ Analog Unb GPIO [unused] P3[0] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb	GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused]	P15[5]		
GPIO [unused] P15[5] HiZ Analog Unit GPIO [unused] P3[0] HiZ Analog Unit GPIO [unused] P15[1] HiZ Analog Unit GPIO [unused] P3[1] HiZ Analog Unit GPIO [unused] P3[3] HiZ Analog Unit GPIO [unused] P0[3] HiZ Analog Unit GPIO [unused] P0[3] HiZ Analog Unit GPIO [unused] P0[5] HiZ Analog Unit GPIO [unused] P0[4] HiZ Analog Unit GPIO [unused] P0[7] HiZ Analog Unit GPIO [unused] P15[2] HiZ Analog Unit GPIO [unused] P15[4] HiZ Analog Unit GPIO [unused] P15[6] HiZ Analog Unit	GPIO [unused] GPIO [unused] GPIO [unused]	P15[5]		
GPIO [unused] P3[0] HiZ Analog Unb GPIO [unused] P15[1] HiZ Analog Unb GPIO [unused] P3[1] HiZ Analog Unb GPIO [unused] P3[3] HiZ Analog Unb GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[2] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb	GPIO [unused] GPIO [unused]			HiZ Analog Unb
GPIO [unused] P15[1] HiZ Analog Unit GPIO [unused] P3[1] HiZ Analog Unit GPIO [unused] P3[3] HiZ Analog Unit GPIO [unused] P3[2] HiZ Analog Unit GPIO [unused] P0[3] HiZ Analog Unit GPIO [unused] P0[2] HiZ Analog Unit GPIO [unused] P0[5] HiZ Analog Unit GPIO [unused] P0[4] HiZ Analog Unit GPIO [unused] P0[7] HiZ Analog Unit GPIO [unused] P15[2] HiZ Analog Unit GPIO [unused] P15[4] HiZ Analog Unit GPIO [unused] P15[4] HiZ Analog Unit GPIO [unused] P0[6] HiZ Analog Unit	GPIO [unused]			HiZ Analog Unb
GPIO [unused] P3[1] HiZ Analog Unit GPIO [unused] P3[3] HiZ Analog Unit GPIO [unused] P3[2] HiZ Analog Unit GPIO [unused] P0[3] HiZ Analog Unit GPIO [unused] P0[2] HiZ Analog Unit GPIO [unused] P0[5] HiZ Analog Unit GPIO [unused] P0[4] HiZ Analog Unit GPIO [unused] P0[7] HiZ Analog Unit GPIO [unused] P15[2] HiZ Analog Unit GPIO [unused] P15[4] HiZ Analog Unit GPIO [unused] P0[6] HiZ Analog Unit				HiZ Analog Unb
GPIO [unused] P3[2] HiZ Analog Unb GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[2] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb	GPIO [unused]	P3[1]		HiZ Analog Unb
GPIO [unused] P0[3] HiZ Analog Unb GPIO [unused] P0[2] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb		P3[3]		HiZ Analog Unb
GPIO [unused] P0[2] HiZ Analog Unb GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb	GPIO [unused]	P3[2]		HiZ Analog Unb
GPIO [unused] P0[5] HiZ Analog Unb GPIO [unused] P0[4] HiZ Analog Unb GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb				HiZ Analog Unb
GPIO [unused]P0[4]HiZ Analog UnbGPIO [unused]P0[7]HiZ Analog UnbGPIO [unused]P15[2]HiZ Analog UnbGPIO [unused]P15[4]HiZ Analog UnbGPIO [unused]P0[6]HiZ Analog Unb	GPIO [unused]	P0[2]		HiZ Analog Unb
GPIO [unused] P0[7] HiZ Analog Unb GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb	GPIO [unused]	P0[5]		HiZ Analog Unb
GPIO [unused] P15[2] HiZ Analog Unb GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb	GPIO [unused]	P0[4]		HiZ Analog Unb
GPIO [unused] P15[4] HiZ Analog Unb GPIO [unused] P0[6] HiZ Analog Unb	GPIO [unused]	P0[7]		HiZ Analog Unb
GPIO [unused] P0[6] HiZ Analog Unb	GPIO [unused]	P15[2]		HiZ Analog Unb
	GPIO [unused]	P15[4]		HiZ Analog Unb
GPIO [unused] P15[3] HiZ Analog Unb	GPIO [unused]	P0[6]		HiZ Analog Unb
,	GPIO [unused]	P15[3]		HiZ Analog Unb
GPIO [unused] P1[5] HiZ Analog Unb	GPIO [unused]	P1[5]		HiZ Analog Unb
	GPIO [unused]	P1[6]		HiZ Analog Unb
	GPIO [unused]			HiZ Analog Unb
GPIO [unused] P3[5] HiZ Analog Unb	GPIO [unused]	P3[5]		HiZ Analog Unb
	GPIO [unused]			HiZ Analog Unb
				HiZ Analog Unb
	GPIO [unused]	P15[0]		HiZ Analog Unb
LED P2[0] Software HiZ Analog Unb	LED	P2[0]		HiZ Analog Unb
LED_1 P2[1] Software HiZ Analog Unb	LED_1	P2[1]		HiZ Analog Unb
MON_ISR P2[7] Software HiZ Analog Unb	MON_ISR	P2[7]		HiZ Analog Unb
PI_KEY_0 P2[3] Software HiZ Analog Unb	PI_KEY_0	P2[3]		HiZ Analog Unb
PI_KEY_1 P2[2] Software HiZ Analog Unb	PI_KEY_1	P2[2]		HiZ Analog Unb
ROT_A P2[4] Software HiZ Analog Unb	ROT_A	P2[4]	l I	HiZ Analog Unb
ROT_B P2[5] Software HiZ Analog Unb	ROT_B	P2[5]		HiZ Analog Unb
SCL P12[0] Dgtl I/O HiZ Analog Unb	SCL	P12[0]	Dgtl I/O	HiZ Analog Unb
	SDA			HiZ Analog Unb
SIO [unused] P12[5] HiZ Analog Unb		P12[5]		HiZ Analog Unh



Name	Port	Type	Reset State
SIO [unused]	P12[4]		HiZ Analog Unb
SIO [unused]	P12[7]		HiZ Analog Unb
SIO [unused]	P12[3]		HiZ Analog Unb
SIO [unused]	P12[2]		HiZ Analog Unb
SIO [unused]	P12[6]		HiZ Analog Unb
TONE	P2[6]	Software In/Out	HiZ Analog Unb
USB IO [unused]	P15[7]		HiZ Analog Unb
USB IO [unused]	P15[6]		HiZ Analog Unb
VREF_OUT	P0[1]	Analog	HiZ Analog Unb

Abbreviations used in Table 5 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl I/O = Digital In/Out

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the <u>System Reference Guide</u>
 - CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	DMA
Enable Error Correcting Code (ECC)	False
Store Configuration Data in ECC Memory	True
Instruction Cache Enabled	True
Enable Fast IMO During Startup	False
Unused Bonded IO	Allow but warn
Heap Size (bytes)	0x1000
Stack Size (bytes)	0x2000
Include CMSIS Core Peripheral Library Files	True

3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD+SWV (serial
	wire debug and
	viewer)
Enable Device Protection	False
Embedded Trace (ETM)	False
Use Optional XRES	False

3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
VDDA (V)	5.0
VDDD (V)	5.0
VDDIO0 (V)	5.0
VDDIO1 (V)	5.0
VDDIO2 (V)	5.0
VDDIO3 (V)	5.0
Variable VDDA	False
Temperature Range	-40C -
	85/125C



4 Clocks

The clock system includes these clock resources:

- Four internal clock sources increase system integration:
 - o 3 to 74.7 MHz Internal Main Oscillator (IMO) ±1% at 3 MHz
 - o 1 kHz, 33 kHz, and 100 kHz Internal Low Speed Oscillator (ILO) outputs
 - 12 to 80 MHz clock doubler output, sourced from IMO, MHz External Crystal Oscillator (MHzECO), and Digital System Interconnect (DSI)
 - 24 to 80 MHz fractional Phase-Locked Loop (PLL) sourced from IMO, MHzECO, and DSI
- Clock generated using a DSI signal from an external I/O pin or other logic
- Two external clock sources provide high precision clocks:
 - o 4 to 25 MHz External Crystal Oscillator (MHzECO)
 - o 32.768 kHz External Crystal Oscillator (kHzECO) for Real Time Clock (RTC)
- Dedicated 16-bit divider for bus clock
- Eight individually sourced 16-bit clock dividers for the digital system peripherals
- Four individually sourced 16-bit clock dividers with skew for the analog system peripherals
- IMO has a USB mode that synchronizes to USB host traffic, requiring no external crystal for USB. (USB equipped parts only)




Figure 3. System Clock Configuration



4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
BUS_CLK	DIGITAL	MASTER_CLK	? MHz	24 MHz	±1	True	True
PLL_OUT	DIGITAL	IMO	24 MHz	24 MHz	±1	True	True
MASTER_CLK	DIGITAL	PLL_OUT	? MHz	24 MHz	±1	True	True
IMO	DIGITAL		3 MHz	3 MHz	±1	True	True
ILO	DIGITAL		? MHz	1 kHz	-50,+100	True	True
USB_CLK	DIGITAL	IMO	48 MHz	? MHz	±0	False	False
XTAL	DIGITAL		25 MHz	? MHz	±0	False	False
XTAL 32kHz	DIGITAL		32.768	? MHz	±0	False	False
			kHz				
Digital Signal	DIGITAL		? MHz	? MHz	±0	False	False

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
I2C_1_BusClock	DIGITAL	BUS_CLK	? MHz	24 MHz	±1	True	True
ADC_DelSig Ext_CP_Clk	DIGITAL	MASTER_CLK	? MHz	24 MHz	±1	True	True
ADC_DelSig theACLK	ANALOG	MASTER_CLK	179 kHz	179.104 kHz	±1	True	True
Clock_1	DIGITAL	MASTER_CLK	100 kHz	100 kHz	±1	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the <u>PSoC 5LP Technical Reference Manual</u>
- Clocking chapter in the **System Reference Guide**
 - o CyPLL API routines
 - o CylMO API routines
 - CylLO API routines
 - CyMaster API routines



o CyXTAL API routines



5 Interrupts and DMAs

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Intr Num	Vector	Priority
I2C_1_I2C_IRQ	15	15	7
timerISR_1	17	17	7
isr_filter	28	28	7
ADC_DelSig_IRQ	29	29	7

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 5LP Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
 - Cylnt API routines and related registers
- Datasheet for cy isr component

5.2 DMAs

This design contains the following DMA components: (0 is the highest priority)

Table 12. DMAs

Name	Priority	Channel Number
DMA	2	10

For more information on DMAs, please refer to:

- PHUB and DMAC chapter in the PSoC 5LP Technical Reference Manual
- DMA chapter in the **System Reference Guide**
 - DMA API routines and related registers
- Datasheet for cy_dma component



6 Flash Memory

PSoC 5LP devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 13 lists the Flash protection settings for your design.

Table 13. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x3FFFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 256 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- F Factory Upgrade
- R Field Upgrade
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the PSoC 5LP Technical Reference Manual
- Flash and EEPROM chapter in the System Reference Guide
 - o CyWrite API routines
 - CyFlash API routines




7 Design Contents

This design's schematic content consists of the following 2 schematic sheets:

7.1 Schematic Sheet: API_Control

Figure 5. Schematic Sheet: API_Control




This schematic sheet contains the following component instances:

- Instance Control_Reg_v1_80)
- Instance <u>I2C_1</u> (type: I2C_v3_50)
- Instance <u>Status_Reg_1</u> (type: CyStatusReg_v1_90)
- Instance <u>Timer_1</u>(type: Timer_v2_70)



7.2 Schematic Sheet: ADC_Filter

Figure 6. Schematic Sheet: ADC Filter



This schematic sheet contains the following component instances:

- Instance <u>ADC_DelSig_(type: ADC_DelSig_v3_30)</u>
- Instance Filter (type: Filter v2 30)
- Instance <a>Opamp_1 (type: OpAmp_v1_90)
- Instance <a>Opamp_2 (type: OpAmp_v1_90)
- Instance PGA_1 (type: PGA_v2_0)
- Instance VDAC8 (type: VDAC8_v1_90)



8 Components

8.1 Component type: ADC_DelSig [v3.30]

8.1.1 Instance ADC_DelSig

Description: Delta-Sigma ADC Instance type: ADC_DelSig [v3.30]

Datasheet: online component datasheet for ADC_DelSig

Table 14. Component Parameters for ADC_DelSig

Parameter Name	Value	Description
ADC_Alignment	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config2	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config3	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config4	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Charge_Pump_Clock	true	Low power charge pump clock selection
ADC_Clock	Internal	Parameter for selecting the ADC clock type.
ADC_Input_Mode	Differential	Differential or Single ended input mode
ADC_Input_Range	-Input +/- 2*Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config2	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config3	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config4	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Power	High Power	Sets power level of ADC.
ADC_Reference	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config2	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config3	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config4	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Resolution	8	ADC Resolution in bits
ADC_Resolution_Config2	16	ADC Resolution in bits
ADC_Resolution_Config3	16	ADC Resolution in bits
ADC_Resolution_Config4	16	ADC Resolution in bits



Parameter Name	Value	Description
Clock_Frequency	64000	Determines the ADC clock
_ ,		frequency.
Comment_Config1	Default Config	Parameter which holds the user
		comment for the config1.
Comment_Config2	Second Config	Parameter which holds the user
	-	comment for the config2.
Comment_Config3	Third Config	Parameter which holds the user
Comment Config4	Fourth Config	comment for the config3. Parameter which holds the user
Comment_Comig4	Fourth Coning	comment for the config4.
Config1_Name	CFG1	This parameter is used to create
		constants in the header file for
		config 1.
Config2_Name	CFG2	This parameter is used to create
		constants in the header file for
		config 2.
Config3_Name	CFG3	This parameter is used to create
		constants in the header file for
Config4 Name	CFG4	config 3. This parameter is used to create
Coning4_ivaline	01 94	constants in the header file for
		config 4.
Configs	1	Number of active configurations
Conversion_Mode	2 - Continuous	ADC conversion mode
Conversion_Mode_Config2	2 - Continuous	ADC conversion mode
Conversion_Mode_Config3	2 - Continuous	ADC conversion mode
Conversion_Mode_Config4	2 - Continuous	ADC conversion mode
Enable_Vref_Vss	false	Determines whether or not to
		connect ADC's reference Vssa
		to AGL[6].
EnableModulatorInput	false	When this parameter is enabled, the modulator input
		terminal will be enabled on the
		symbol.
Input Buffer Gain	1	Gain of input amplifier
Input_Buffer_Gain_Config2	1	Gain of input amplifier
Input_Buffer_Gain_Config3	1	Gain of input amplifier
Input_Buffer_Gain_Config4	1	Gain of input amplifier
Input_Buffer_Mode	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config2	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config3	Rail to Rail	Buffer Mode type selection
Input_Buffer_Mode_Config4	Rail to Rail	Buffer Mode type selection
Ref_Voltage	1.024	Set reference voltage
Ref_Voltage_Config2	1.024	Set reference voltage
Ref_Voltage_Config3	1.024	Set reference voltage
Ref_Voltage_Config4	1.024	Set reference voltage
rm_int	false	Removes internal interrupt
Cample Date	44000	(IRQ)
Sample_Rate	11200	Sample Rate in Hz
Sample_Rate_Config2	10000 10000	Sample Rate in Hz
Sample_Rate_Config3	10000	Sample Rate in Hz Sample Rate in Hz
Sample_Rate_Config4 Start of Conversion	Software	Continuous conversions or
Otali_OLIVEISION	Soliware	hardware controlled
User Comments		Instance-specific comments.



8.2 Component type: CyControlReg [v1.80]

8.2.1 Instance Control_Reg_1

Description: The Control Register allows the firmware to set values for to use for digital

signals.

Instance type: CyControlReg [v1.80]

Datasheet: online component datasheet for CyControlReg

Table 15. Component Parameters for Control Reg 1

Parameter Name	Value	Description
Bit0Mode	DirectMode	Defines bit 0 mode
Bit1Mode	DirectMode	Defines bit 1 mode
Bit2Mode	DirectMode	Defines bit 2 mode
Bit3Mode	DirectMode	Defines bit 3 mode
Bit4Mode	DirectMode	Defines bit 4 mode
Bit5Mode	DirectMode	Defines bit 5 mode
Bit6Mode	DirectMode	Defines bit 6 mode
Bit7Mode	DirectMode	Defines bit 7 mode
BitValue	0	Defines bit value
BusDisplay	false	Displays the output terminals as bus
ExternalReset	false	Shows the reset terminal
NumOutputs	8	Defines the number of outputs
		needed (1-8)
User Comments		Instance-specific comments.

8.3 Component type: CyStatusReg [v1.90]

8.3.1 Instance Status_Reg_1

Description: The Status Register allows the firmware to read values from digital signals.

Instance type: CyStatusReg [v1.90]

Datasheet: online component datasheet for CyStatusReg

Table 16. Component Parameters for Status_Reg_1

'			
Parameter Name	Value	Description	
Bit0Mode	Transparent	Bit Mode for Bit 0 of the Status	
		Register	
Bit1Mode	Transparent	Bit Mode for Bit 1 of the Status	
		Register	
Bit2Mode	Transparent	Bit Mode for Bit 2 of the Status	
		Register	
Bit3Mode	Transparent	Bit Mode for Bit 3 of the Status	
		Register	
Bit4Mode	Transparent	Bit Mode for Bit 4 of the Status	
		Register	
Bit5Mode	Transparent	Bit Mode for Bit 5 of the Status	
		Register	
Bit6Mode	Transparent	Bit Mode for Bit 6 of the Status	
		Register	
Bit7Mode	Transparent	Bit Mode for Bit 7 of the Status	
		Register	
BusDisplay	false	Displays the input terminals as	
		bus	



Parameter Name	Value	Description
Interrupt	false	Shows the interrupt terminal
MaskValue	0	Defines the value of the
		interrupt mask
NumInputs	8	Defines the number of status
		inputs (1-8)
User Comments		Instance-specific comments.

8.4 Component type: Filter [v2.30]

8.4.1 Instance Filter

Description: Filter consumes the entire DFB in one filter placement.

Instance type: Filter [v2.30]

Datasheet: online component datasheet for Filter

Table 17. Component Parameters for Filter

Parameter Name	Value	Description
ChannelEnableA	true	Channel Enable parameter for Channel A
ChannelEnableB	false	Channel Enable parameter for Channel B
ChannelTypeA	13	Parameter to hold filter type for Channel A
ChannelTypeB	14	Parameter to hold Filter type for Channel B
CoefficientEntryEnableA	false	CoefficientEntry enable parameter for channel A
CoefficientEntryEnableB	false	CoefficientEntry enable parameter for channel B
DisplaySettingsA	705538	Parameter to hold response display user settings for channel A
DisplaySettingsB	689154	Parameter to hold response display user settings for channel B
DmaEnableA	false	To Enable/Disable the DMA data ready signal for Channel A
DmaEnableB	false	To Enable/Disable the DMA data ready signal for Channel B
IrqEnableA	true	To Enable/Disable the interrupt data ready signal for channel A
IrqEnableB	true	To Enable/Disable the interrupt data ready signal for channel B
MinBusClockVal	1.008	
User Comments		Instance-specific comments.

8.5 Component type: I2C [v3.50]

8.5.1 Instance I2C_1

Description: Standard I2C communication interface

Instance type: I2C [v3.50]

Datasheet: online component datasheet for I2C

Table 18. Component Parameters for I2C_1



		EMBEDDED IN TOMORROW
Parameter Name	Value	Description
Address_Decode	Hardware	Determines either hardware or software address match logic.
BusSpeed_kHz	100	I2C Data Rate in kbps. Standard settings are 50, 100, 400 or 1000. The value must be between 1 and 1000.
EnableWakeup	false	Determines if I2C is selected as wakeup source.
ExternalBuffer	false	Exposes scl and sda in and out terminals outside the component.
Externi2cIntrHandler	false	Allows I2C interrupt handler to be set outside the I2C component. This feature intended only for PM/SM bus usage.
ExternTmoutIntrHandler	false	Allows I2C timeout interrupt handler to be set outside the I2C component. This feature intended only for PM/SM bus usage.
Hex	false	Indicates that address has been input in hexadecimal format.
I2C_Mode	Master	Determines I2C mode (Slave/Master/Multi- Master/Multi-Master-Slave).
I2cBusPort	Any	Determines which I2C pins have been selected. Select I2C0/I2C1 and connect to corresponding pins to be able use I2C as wakeup source.
Implementation	FixedFunction	Determines either I2C implementation Fixed Function or UDB.
NotSlaveClockMinusTolerance	25	Internal component clock negative tolerance value in Master, Multi-Master or Multi- Master-Slave mode.
NotSlaveClockPlusTolerance	5	Internal component clock positive tolerance value in Master, Multi-Master or Multi-Master-Slave mode.
PrescalerEnabled	false	Enables prescaler (7-bit counter) to expand timeout timer range.
PrescalerPeriod	1	Prescaler period of timeout timer.
SclTimeoutEnabled	false	Enables low time monitoring of scl line.
SdaTimeoutEnabled	false	Enables low time monitoring of sda line.
Slave_Address	8	7-bits I2C slave address.
SlaveClockMinusTolerance	5	Internal component clock negative tolerance value in Slave mode.
SlaveClockPlusTolerance	50	Internal component clock positive tolerance value in Slave mode.



Parameter Name	Value	Description
TimeoutImplementation	UDB	Determines either timeout timer feature implementation as UDB or Fixed Function. The Fixed Function implementation only available for PSoC5LP.
TimeOutms	25	Determines maximum time allowed for scl or sda to be low state (in mS). The timeout timer generates interrupt after timeout expires.
TimeoutPeriodff	1563	Period of timeout timer (Fixed Function).
TimeoutPeriodUdb	39999	Period of timeout timer (UDB).
UdbInternalClock	false	Determines either internal or external clock source for I2C UDB.
UdbSlaveFixedPlacementEnable	false	Enables fixed placement for I2C UDB. Only available in slave mode.
User Comments		Instance-specific comments.

8.6 Component type: OpAmp [v1.90]

8.6.1 Instance Opamp_1

Description: Opamp

Instance type: OpAmp [v1.90]

Datasheet: online component datasheet for OpAmp

Table 19. Component Parameters for Opamp 1

Parameter Name	Value	Description
Mode	Follower	Selects between uncommitted op-amp or follower mode.
Power	High Power	Selects the device power level.
User Comments		Instance-specific comments.

8.6.2 Instance Opamp_2

Description: Opamp

Instance type: OpAmp [v1.90]

Datasheet: online component datasheet for OpAmp

Table 20. Component Parameters for Opamp_2

Parameter Name	Value	Description
Mode	Follower	Selects between uncommitted
		op-amp or follower mode.
Power	High Power	Selects the device power level.
User Comments		Instance-specific comments.

8.7 Component type: PGA [v2.0]

8.7.1 Instance PGA_1

Description: Programmable Gain Amplifier

Instance type: PGA [v2.0]

CY8CKIT-059_CW_Decoder Datasheet 06/04/2018 00:16



Datasheet: online component datasheet for PGA

Table 21. Component Parameters for PGA_1

Parameter Name	Value	Description	
Gain	16	Selects supported gain value.	
Power	Low Power	Selects the device power.	
User Comments		Instance-specific comments.	
Vref_Input	External	Enables direct connection from	
		the Analog ground (Agnd) to the	
		inverting input.	

8.8 Component type: Timer [v2.70]

8.8.1 Instance Timer_1

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.70]

Datasheet: online component datasheet for Timer

Table 22. Component Parameters for Timer_1

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	None	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	true	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.



Parameter Name	Value	Description
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	true	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	65535	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	16	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	Continuous	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	None	Defines the required trigger input signal to cause a valid trigger enable of the timer
User Comments		Instance-specific comments.

8.9 Component type: VDAC8 [v1.90]

8.9.1 Instance VDAC8

Description: 8-Bit Voltage DAC Instance type: VDAC8 [v1.90] Datasheet: online component datasheet for VDAC8

Table 23. Component Parameters for VDAC8

Parameter Name	Value	Description
Data_Source	CPU or DMA (Data Bus)	Selects the method in which the
		data is written to the vDAC.
Initial_Value	125	Configures the initial vDAC
		output voltage. The output uses
		the following relation: Initial
		output voltage =
		value*(FullRange/255). This
		calculated output voltage value
		is invalid if DAC Bus is used.
Strobe_Mode	Register Write	Selects how the data is strobed
		into the DAC. For a register
		write, the data is strobed into
		the DAC on each CPU or DMA
		write. If operating in External
		mode, an external data strobe
		signal is required.
User Comments		Instance-specific comments.
VDAC_Range	0 - 4.080V (16mV/bit)	Specifies the full voltage scale
		range of the vDAC



Parameter Name	Value	Description
VDAC_Speed	High Speed	Specifies the vDAC settling speed. Note that the 'Slow Speed' selection consumes less power.
Voltage	2000	This parameter sets the voltage value.



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
 - Software base types
 - o Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 5LP register map is covered in the PSoC 5LP Registers Technical Reference
 - o Register Access chapter in the System Reference Guide

 - § CY_GET API routines § CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - o General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 5LP Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 5LP Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the **System Reference Guide**
 - CyWdt API routines
- Cache Management
 - o Cache Controller chapter in the PSoC 5LP Technical Reference Manual
 - o Cache chapter in the System Reference Guide
 - § CyFlushCache() API routine