EECS 281, April 9, 2015

PIC: pripheral Interface

Micro controller: one chip computer designed to control other equipment.

e.g. within appliances, clocks, cars.

Assembly language: specifies exact instructions that the CPU will follow.

Different assembly languages for each kind of CPU.

We will study: PIC 16 F 84 A.

Example: Turn on an LED connected to RBO.

First we need to configure ; RBO as output: We will configure - whole PORTB as output.

; we need to switch to Bank 1.

bsf STATUS, RPO

; thowart to configure PORTB as output.

; TRISB = (00000000) 0:04 tput, 1: input. this will configure PORTB

ation of the PIC in some way.

The program memory of the 'F84 consists of flash EPROM; it can be recorded and erased electrically, and it retains its contents when powered off. Many other PICs require ultraviolet light for erasure and are not erasable if you buy the cheaper version without the quartz window. The 'F84, however, is always erasable and reprogrammable.

There are two input-output ports, port A and port B, and each pin of each port can be set individually as an input or an output. The bits of each port are numbered, starting at 0. In output mode, bit 4 of port A has an open collector (or rather open drain); the rest of the outputs are regular CMOS. (Working with microcontrollers, you have to remember details like this; there's no programming language or operating system to hide the details of the hardware from you.) The CPU treats each port as one 8-bit byte of data even though only five bits of port A are actually brought out as pins of the IC.




Figure 2: Main components of the PIC16F84.

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F84A device. Additional information may be found in the PIC® Mid-Range Reference Manual, (DS33023), which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F84A belongs to the mid-range family of the PIC® microcontroller devices. A block diagram of the device is shown in Figure 1-1.


The program memory contains 1K words, which translates to 1024 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 68 bytes. Data EEPROM is 64 bytes.

There are also 13 I/O pins that are user-configured on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- · External interrupt
- · Change on PORTB interrupt
- · Timer0 clock input

Table 1-1 details the pinout of the device with descriptions and details for each pin.

FIGURE 1-1: PIC16F84A BLOCK DIAGRAM



2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F84A. These are the program memory and the data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory, but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The 64 bytes of data EEPROM memory have the address range 0h-3Fh. More details on the EEPROM memory can be found in Section 3.0.

Additional information on device memory may be found in the PIC[®] Mid-Range Reference Manual, (DS33023).

2.1 Program Memory Organization

The PIC16FXX has a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F84A, the first 1K x 14 (0000h-03FFh) are physically implemented (Figure 2-1). Accessing a location above the physically implemented address will cause a wraparound. For example, for locations 20h, 420h, 820h, C20h, 1020h, 1420h, 1820h, and 1C20h, the instruction will be the same.

The RESET vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK - PIC16F84A




TABLE 7-2: PIC16CXXX INSTRUCTION SET

BYTE-ORIENTED FILE REGISTER OPERATIONS	Mnemonic, Operands		Description	Cycles		14-Bit	Opcod	е	Status	Notes
ADDWF			Description	Cycles	MSb			LSb	Affected	Hotes
ANDWF		BYTE-ORIENTED FILE REGISTER OPERATIONS								
CLRF	ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
Clear Clea	ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff		1,2
COMF	CLRF	f	Clear f	1	00	0001	lfff	ffff		2
DECF	CLRW	-	Clear W	1 1	00	0001	0xxx	XXXXX		
Decress	COMF	f, d	Complement f	1	00	1001	dfff	ffff		
INCF	DECF	f, d	Decrement f	1	00	0011	dfff	Efff	Z	1,2
INCFSZ	DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
IORWF	INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1.2
MOVF	INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
MOVWF f Move W to f 1 00 0000 1fff ffff NOP NO Operation 1 00 0000 0xxx0 0000 0000 0xxx0 0000 0xxx0 0000 0000 0xxx0 0000 0000 0000 0xxx0 0000 0000 0xxx0 0000 0000 0xxx0 0000 0xxx0 0000 0xxx0 0xx	IORWF	f, d	Inclusive OR W with f	1	00	0100	dffī	ffff	Z	1,2
NOP	MOVE	f, d	Move f	1	00	1000	dfff	ffīī	Z	1,2
NOP RLF f, d Rotate Left fthrough Carry 1 00 0000 0xx0 0000 0xx0 0000 RLF f, d Rotate Left fthrough Carry 1 00 1101 dfff ffff C 1,2 1,2 SWBWF f, d Subtract W from f 1 00 0110 dfff ffff C 1,2 SWAPF f, d Swap nibbles in f 1 00 0110 dfff ffff Z 1,2 SWAPF f, d Exclusive OR W with f 1 00 0110 dfff ffff Z 1,2 SWAPF f, d Exclusive OR W with f 1 00 0110 dfff ffff Z 1,2 SWAPF f, d Exclusive OR W with f 1 01 0000 0110 dfff ffff Z 1,2 SWAPF f, b Bit Clear f 1 01 0100 0110 dfff ffff Z 1,2 SWAPF f, b Bit Set f 1 01 0100 0100 bfff ffff 1,2 1,2 SWAPF f, b Bit Test f, Skip if Clear 1 (2) 01 1000 bfff ffff 3 3 SWAPP f, b Bit Test f, Skip if Set 1 (2) 01 1100 bfff ffff 3 3 SWAPP f, b Bit Test f, Skip if Set 1 (2) 01 1100 bfff ffff 3 3 SWAPP f, b Bit Test f, Skip if Set 1 (2) 01 1100 bfff ffff 3 3 SWAPP f, b Bit Test f, Skip if Set 1 1 1 1 1 1 1 1 1	MOVWE	f	Move W to f	1	00	0000	lfff	ffff		
RRF	NOP	-	1	1 1	00	0,000	00000	0000		
RRF	RLF	f. d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
SUBWF f, d Subtract W from f 1 00 0010 dfff ffff C,DC,Z 1,2	RRF		Rotate Right f through Carry	1 1	00	1100	dfff	ffff	С	1,2
SWAPF f, d Swap nibbles in f 1 00 1110 dfff ffff Z 1.2			1	1 1	00	0010	dfff	ffff	C,DC,Z	
BIT-ORIENTED FILE REGISTER OPERATIONS	SWAPE		Swap nibbles in f	1 1	00	1110	dfff	ffff		
BCF	4		,		00	0110	dfff	ffff	Ζ	
BSF			BIT-ORIENTED FILE REGIST	ER OPER	ATION	ıs				
BSF	BCF	f. b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BTFSC f, b Bit Test f, Skip if Clear 1 (2) 01 10bb bfff ffff 3 3				1	01	01bb	bfff	ffff		1.2
BTFSS f, b Bit Test f, Skip if Set 1 (2) 91 11bb bfff ffff 3			Bit Test f. Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
ADDLW k Add literal and W 1 11 111x kkkk kkkk C,DC,Z ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z CALL k Call subroutine 2 10 0kkk kkkk Z CERWOT Clear Watchdog Timer 1 00 0000 0110 0100 TO,PD GOTO k Go to address 2 10 1kkk kkkk k					01	11bb	bfff	ffff		3
ANDLW AND literal with W 1 11 1001 kkkk kkkk Z CALL k Call subroutine 2 10 0kkk kkkk kkkk CLRWDT Clear Watchdog Timer 1 00 0000 0110 0100 TO,PD GOTO k Go to address 2 10 1kkk kkkk kkk				OPERATI	ONS					
CALL k Call subroutine 2 10 0kkk kkkk kkkk CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 TO,PD GOTO k Go to address 2 10 1kkk kkkk kkkk lkkk kkkk kkkk Z loRLW lnclusive OR literal with W 1 11 1000 kkkk Z MOVLW k Move literal to W 1 11 000x kkkk Z MOVLW Kkkk kkkk Kkkk Z MOVLW Kkkk kkkk Z MOVLW Kkkk kkkk Z MOVLW 1 11 000xx kkkk Z MOVLW Kkkk Kkkk Kkkk Z MOVLW Kkkk Kkkk Z MOVLW RETHER Return from interrupt 2 00 0000 0000 1001 RETHER RETHER Return from Subrouline 2 00 0000 0000 1000 TO	ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
Clear Watchdog Timer	ANDLW	k	AND liferal with W	1	11	1001	kkkk	kkkk	Z	
Clear Watchdog Timer	CALL	k	Call subroutine	2	10	Okkk	kkkk	kkkk		
GOTO k Go to address 2 10 1kkk kkkk	CLRWDT	_	Clear Watchdog Timer		90	0000	0110	0100	TO,PD	
IORLW K Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 00xx kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1000 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO.PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C.DC.Z		k	1	2	10	1kkk	kkkk	kkkk'	•	
MOVLW k Move literal to W 1 11 00xx kkkk kkkk kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0000 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1900 SLEEP - Go into standby mode 1 00 0000 011 TO,PD SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z					11				z	
RETFIE Return from interrupt 2 00 0000 0000 1001		k	Move literal to W	1	11	99000	kkkk	kkkk		
RETLW Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 0000 1900 SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD SUBLW K Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z					00	0000	0000	1001		
RETURN - Return from Subroutine 2 00 0000 0000 1000		k	•		11	01xx	kkkk	kkkk		
SLEEP - Go into standby mode 1 00 0000 0110 0011 TO,PD		•	Return from Subroutine	2	90			,		
SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C,DC,Z		•		1	00	0000	0110	0011	TO,PD	
· · · · · · · · · · · · · · · · · · ·		k	, -	1	11		kkkk	kkkk	c.oc.z	
	XORLW	k.	Exclusive OR literal with W							- 1

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF_PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2.2 Data Memory Organization

The data memory is partitioned into two areas. The first is the Special Function Registers (SFR) area, while the second is the General Purpose Registers (GPR) area. The SFRs control the operation of the device.

Portions of data memory are banked. This is for both the SFR area and the GPR area. The GPR area is banked to allow greater than 116 bytes of general purpose RAM. The banked areas of the SFR are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the STATUS Register. Figure 2-2 shows the data memory map organization.

Instructions MOVWF and MOVF can move values from the W register to any location in the register file ("F"), and vice-versa.

The entire data memory can be accessed either directly using the absolute address of each register file or indirectly through the File Select Register (FSR) (Section 2.5). Indirect addressing uses the present value of the RP0 bit for access into the banked areas of data memory.

Data memory is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected by clearing the RP0 bit (STATUS<5>). Setting the RP0 bit selects Bank 1. Each Bank extends up to 7Fh (128 bytes). The first twelve locations of each Bank are reserved for the Special Function Registers. The remainder are General Purpose Registers, implemented as static RAM.

2.2.1 GENERAL PURPOSE REGISTER FILE

Each General Purpose Register (GPR) is 8-bits wide and is accessed either directly or indirectly through the FSR (Section 2.5).

The GPR addresses in Bank 1 are mapped to addresses in Bank 0. As an example, addressing location 0Ch or 8Ch will access the same GPR.

FIGURE 2-2: REGISTER FILE MAP - PIC16F84A

FIG 10F04A							
File Address File Address							
00h	00h Indirect addr.(1) Indirect addr.(1)						
01h	TMR0	OPTION_REG	8 1 h				
02h	02h PCL P		82h				
03h	STATUS	STATUS	83h				
04h	FSR	FSR	84h				
05h	PORTA	TRISA	85h				
06h	PORTB 1	TRISB	86h				
07h			87h				
08h	EEDATA	EECON1	88h				
09h	EEADR	EECON2 ⁽¹⁾	89h				
0Ah	PCLATH	PCLATH	8Ah				
0Bh	INTCON	INTCON	8Bh				
g an common	68 General Purpose Registers (SRAM)	Mapped (accesses) in Bank 0					
4Fb 50h			CFh D0h				
7Fh	Bank 0	Bank 1	FFh				
 Unimplemented data memory location, read as '0'. Note 1: Not a physical register. 							

Note 1: Not a physical register.

2.3.1 STATUS REGISTER

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bit for data memory.

As with any register, the STATUS register can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Only the BCF, BSF, SWAPF and MOVWF instructions should be used to alter the STATUS register (Table 7-2), because these instructions do not affect any status bit.

- Note 1: The IRP and RP1 bits (STATUS<7:6>)
 are not used by the PIC16F84A and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
 - 3: When the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. The specified bit(s) will be updated according to device logic

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
	IRP	RP1	RP0	TO	PD	Z	DC	С
1	bit 7		***			21.5		√ bit 0

bit 7-6	Unimplemented:	Maintain	as	'0'
---------	----------------	----------	----	-----

bit 5 RP0: Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

bit 4 TO: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

o = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

o = The result of an arithmetic or logic operation is not zero .

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemente	d bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

16F84ATMPO

```
بږ
   This file is a basic code template for assembly code generation
   on the PIC16F84A. This file contains the basic code building blocks to build upon.
                                                              ņ
                                                              ņ
                                                              ÷
   Refer to the MPASM User's Guide for additional information on
                                                              *
   features of the assembler (Document DS33014).
                                                              4
                                                              ٠,
   Refer to the respective PIC data sheet for additional
   information on the instruction set.
                                                              4
                                                              4:
 ***************
                                                              ķ
                                                              ÷
    Filename:
                   xxx.asm
                                                              ų,
    Date:
                                                              *
    File Version:
                                                              به
                                                              45
    Author:
                                                              ş,
    Company:
                                                              ÷
 *************************
                                                              بي
    Files required: P16F84A.INC
                                                              *
                                                              k
 ****************
    Notes:
                                                              بر
                                                              ų
                                                              ų,
 ******************
                                list directive to define processor
   list
            p=16F84A
   #include <p16F84a.inc>
                                processor specific variable definitions
   ___CONFIG
             _CP_OFF & _WDT_ON & _PWRTE_ON & _RC_OSC
 '__CONFIG' directive is used to embed configuration data within .asm file. The lables following the directive are located in the respective .inc file.
 See respective data sheet for additional information on configuration word.
: **** VARIABLE DEFINITIONS
                               variable used for context saving
w_temp
            EQU
                   0x0C
                              ; variable used for context saving
            EOU
                   0x0D
status_temp
0x0000
RESET_VECTOR
               CODE
                             ; processor reset vector
                              ; go to beginning of program
       goto
              start
                       0x0004 : interrupt vector location
ISR
               CODE
Interrupt:
                              ; save off current W register contents
      movwf
             w_temp
                              ; move status register into W register
      movf
             STATUS, W
                              ; save off contents of STATUS register
      movwf
             status_temp
```

16F84ATMPO

; Place ISR Here

movf status_temp,w movwf STATUS swapf w_temp,f swapf w_temp,w retfie

; retrieve copy of STATUS register ; restore pre-isr STATUS register contents

; restore pre-isr W register contents ; return from interrupt

MAIN_PROGRAM

CODE

start:___

; remaining code goes here

goto \$

END

; directive 'end of program'