

EECS 281, February 26,2015 Multiplexer: digital switch, wornells data from one of 12 sources to its output. n sources of data, each b bits wide. b output bits commercially available: n=1,2,4,8,16 b= 1, 2, 4 s inputs that select among a sources N= 2 S = log\_2 r

EN: enable input. EN=3 =) all outputs are 0.




From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.



From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

									l m	
0	c	0	0	0	С	0	0 <	,. <del></del>	EN_L	Inputs
_	_		6	0	С	0	/~`	×	SS	Inputs
		0	0	-	-	0	0	ж	<u>s</u>	ıts
_	0		\9 <sup>/</sup>		0	_	6	<b>*</b>	SO	
D7	D6	D5	D4	D3	D2	므	00	.0	Y	011
D7′	D6′	Ds'	D4,	D3′	D2′	D1,	Q		۲-۲	Outputs

Table 6-42
Truth table for a 74×151 8-input, 1-bit multiplexer.



From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. The 74×157 2-input, 4-bit multiplexer: (a) logic diagram; (b) traditional logic symbol.

©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Inputs	rts	genytyteere talendassa europholessa perment po	Out	Outputs	Chantel Francisco (chine de la primi de la primi de la francisco (chine de
EN_L	တ	14	2Y	3Y	44
	×	0	0	0	0
(O)	þ	1D0	2D0	3D0	4D0
0	_	1D1	2D1	3D1	4D1
Terrange of the second second	CONTRACTOR OF THE PERSON OF TH	<u> </u>			

Table 6-43

Truth table for a 74x157 2-input, 4-bit multiplexer.


$$i = \sum_{j=0}^{n-1} EN. M. i Dj$$

iy: particular output bit ( \$\leq i \leq b)

iDj: input bit i of source j oc j < n-1

Mj: mintern j of s select imputs.

74X138 example: 74 x 151 C KX I A X XA3 X A-2 χΑ4 O  $\bigcirc$ Ö 



Combining 74×151s to make a 32-to-1 multiplexer.

ital Decion: Principles and Practices, Fourth Edition, John F. Wakerly, ISB

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4.
©2006, Pearson Education, Inc., Upper Suddle River, NJ. All rights reserved.

Exclusive OR: XOR

2 input gate: output is 1 if

exactly one of its inputs is 1.

X 4 X X Y (X P Y)

O 0 1 1 0

II 0 1 0

III 0 1

Exclusive NOR (XNOR): Equivalence gate.

produces 1 output if its inputs are
the same.

XEY= X'.4 + X.4




Figure 6-70

Cascading XOR gates: (a) daisy-chain connection; (b) tree structure.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.




Figure 6-71

The 74x280 9-bit odd/ even parity generator: (a) logic diagram; (b) traditional logic symbol.


From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Comparators

a arcuit that compares has binary words for equality.

If inputs are different =) DIFF-1

5



General structure of an iterative combinational circuit.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.