# EECS 281 , April 14, 2015

Example: Turn on on LED wanted to 280.

PORTB: 2B7 RB6 ... RB1 RB0

PORTA: RAA RA3... RAO

Main:

bsf STATUS, RPO

movin B'00000000 (movin 0x00)

respectively

moving TRISB

to status, RPO.

; Put a 1 in the lowest bit of PORTB

movlw B' 00000001 (movlw 0x01)

movwf PORTB

loop!:
goto loop!
end

#### 2.2 Data Memory Organization

The data memory is partitioned into two areas. The first is the Special Function Registers (SFR) area, while the second is the General Purpose Registers (GPR) area. The SFRs control the operation of the device.

Portions of data memory are banked. This is for both the SFR area and the GPR area. The GPR area is banked to allow greater than 116 bytes of general purpose RAM. The banked areas of the SFR are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the STATUS Register. Figure 2-2 shows the data memory map organization.

Instructions MOVWF and MOVF can move values from the W register to any location in the register file ("F"), and vice-versa.

The entire data memory can be accessed either directly using the absolute address of each register file or indirectly through the File Select Register (FSR) (Section 2.5). Indirect addressing uses the present value of the RP0 bit for access into the banked areas of data memory.

Data memory is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected by clearing the RP0 bit (STATUS<5>). Setting the RP0 bit selects Bank 1. Each Bank extends up to 7Fh (128 bytes). The first twelve locations of each Bank are reserved for the Special Function Registers. The remainder are General Purpose Registers, implemented as static RAM.

## 2.2.1 GENERAL PURPOSE REGISTER FILE

Each General Purpose Register (GPR) is 8-bits wide and is accessed either directly or indirectly through the FSR (Section 2.5).

The GPR addresses in Bank 1 are mapped to addresses in Bank 0. As an example, addressing location 0Ch or 8Ch will access the same GPR.

FIGURE 2-2: REGISTER FILE MAP - PIC16F84A

110101047				
File Address File Address				
00h	Indirect addr. <sup>(1)</sup>	Indirect addr.(1)	80h	
01h	TMR0	OPTION_REG	81h	
02h	PCL	PCL	82h	
03h	STATUS	STATUS	83h	
04h	FSR	FSR	84h	
05h	PORTA	TRISA .	85h	
06h	PORTB *	TRISB	86h	
07h			87h	
08h	EEDATA	EECON1	88h	
09h	EEADR	EECON2 <sup>(1)</sup>	89h	
0Ah	PCLATH	PCLATH	8Ah	
0Bh	INTCON	INTCON	8Bh	
OCh	68 General Purpose Registers (SRAM)	Mapped (accesses) in Bank 0	8Ch	
4Fh 50h			CFh D0h	
7Fh	Bank 0	Bank 1	FFh	
Unimplemented data memory location, read as '0'.				

Unimplemented data memory location, read as '0'.
 Note 1: Not a physical register.

### PIC16F84A

#### 2.3.1 STATUS REGISTER

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bit for data memory.

As with any register, the STATUS register can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

Only the BCF, BSF, SWAPF and MOVWF instructions should be used to alter the STATUS register (Table 7-2), because these instructions do not affect any status bit.

- Note 1: The IRP and RP1 bits (STATUS<7:6>)
  are not used by the PIC16F84A and should be programmed as cleared. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
  - The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
  - 3: When the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. The specified bit(s) will be updated according to device logic

#### REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							/ bit 0

bit 7-6 Unimpleme	nted: Maintain	as '0'
-------------------	----------------	--------

bit 5 RP0: Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

bit 4 TO: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

o = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero .

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

	Legend:			
1	R = Readable bit	W = Writable bit	U = Unimplemented t	oit, read as '0'
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### PIC16F84A

TABLE 7-2: PIC16CXXX INSTRUCTION SET

Mnemonic,		Daniel de la Cuelo	Cuelee	14-Bit Opcode			)	Status	Notes
Орега	nds	Description	Cycles	мѕь			LSb	Affected	Notes
	BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	0.0	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	. Z	1,2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	03000	жжж	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f. d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff	-	1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	0.0	0000	1fff	ffff		
NOP	-	No Operation	1	00	0000	$0 \times \times 0$	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	l i	00	1110	dfff	ffff.	, -	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIST	ER OPER	RATIO	15				·
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	Olbb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	]
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	Okkk	kkkk	kkkk	l	
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	.00	0000	0000	1000		
SLEEP	_	Go into standby mode	1	0.0	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTE, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

Note: Additional information on the mid-range instruction set is available in the PIC® Mid-Range MCU Family Reference Manual (DS33023).

<sup>2:</sup> If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

<sup>3:</sup> If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

#### 7.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word, divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 7-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 7-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For literal and control operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 7-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
ď	Destination select; $d = 0$ : store result in W, $d = 1$ : store result in file register f. Default is $d = 1$
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a Nop. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu s$ . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu s$ .

Table 7-2 lists the instructions recognized by the MPASM™ Assembler.

Figure 7-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

Oxhb

where h signifies a hexadecimal digit.

FIGURE 7-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the PIC<sup>®</sup> Mid-Range Reference Manual (DS33023).

```
; File TURNON.ASM
; Assembly code for PIC16F84 microcontroller
; Turns on an LED connected to BO.
; Uses RC oscillator, about 100 kHz.
; CPU configuration
        (It's a 16F84, RC oscillator,
        watchdog timer off, power-up timer on.)
        processor 16f84
        include <pl6f84 inc>
        __config _RC_OSC & _WDT_OFF & _PWRTE_ON
; Program
                      ; start at address 0
        ; At startup, all ports are inputs.
        ; Set Port B to all outputs.
                B'00000000'
                               ; w := binary 00000000
       movlw
        tris '
               PORTB
                                ; copy w to port B control reg
        ; Put a 1 in the lowest bit of port B.
               B'00000001'
                                ; w := binary 00000001
       movlw
       movwf_
                               ; copy w to port B itself
               PORTB
        ; Stop by going into an endless loop
fin:
                fin
       goto
                                ; program ends here
       end
```

Figure 5: A complete PIC assembly-language program.

Example: Chaser asm

Blink LEDS on outputs (PORTB) in a notating pattern. Reverse Linection if PORTA Bit 0 is high.

bost STATUS, RPO

clif TRISB

bcf STATUS, RPO.

MOV LW B' 0000 0001'

MOV WF PORTB

bef STATUS, C

mloop:

btfss PORTA, O goto m/ rlf PORTB, f goto m2 m1:

: rrf PORTB, f

M2:

j Delay loop.

mov | w D' 50'

mov wf J

j loop:

RLF	Rotate Left f through Carry
Syntax:	[label] RLF f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f.

Register f

Subtract W from Literal
[ <i>label</i> ] SUBLW k
$0 \le k \le 255$
$k - (W) \rightarrow (W)$
C, DC, Z
The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

RRF	Rotate Right f through Carry
Syntax:	[ <i>label</i> ] RRF f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
	C Register f

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - (W) → (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

SLEEP	
Syntax:	[label] SLEEP
Operands:	None
Operation:	00h → WDT, 0 → WDT prescaler, 1 → $\overline{TO}$ , 0 → $\overline{PD}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{PD}$ is cleared. Time-out status bit, $\overline{TO}$ is set. Watchdog Timer and its prescaler are cleared.  The processor is put into SLEEP mode with the oscillator stopped.

SWAPF	Swap Nibbles in f		
Syntax:	[label] SWAPF f,d		
Operands:	$0 \le f \le 127$ d $\in [0,1]$		
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$		
Status Affected:	None		
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.		

```
; File CHASER.ASM
  Blinks LEDs on outputs (Port B) in a rotating pattern.
; Reverses direction if port A, Bit O, is high.
         processor 16f84
         include
                   <p16f84.inc>
          config
                   _RC_OSC & _WDT_OFF & _PWRTE_ON
  Give names to 2 memory locations (registers)
j
K
                 H'1F'
H'1E'
                         ; J = address hex 1F
; K = address hex 1E
        equ
        equ
 Program
        org
                 0
                          ; start at address 0
        ; Set Port B to output and initialize it.
      ∫ movlw
                 B'00000000'
                                  ; w := binary 00000000
                                  ; copy w to port B control reg
; w := binary 00000001
      tris
                 PORTB
        movlw
                 B'00000001'
        movwf
                 PORTB
                                   ; copy w to port B itself
                 STATUS, C
                                   ; clear the carry bit
        ; Main loop. Check Port A, Bit O, and rotate either left
        ; or right through the carry register.
mloop:
        btfss
                 PORTA, 0
                                   ; skip next instruction if bit=1
        goto
rlf
                 m1
                 PORTB, f
                                  ; rotate port B bits to left
        goto
                 m2
ml:
        rrf
                 PORTB, f
                                   ; rotate port B bits to right
m2:
        ; Waste some time by executing nested loops
                 D'50'
                                  ; w := 50 decimal
        movlw
        movwf
                                   : J := w
jloop:
        movwf
                 K.
                                  : K := w
        decfsz
kloop:
                 K,f
                                  ; K := K-1, skip next if zero
        goto
                 kloop
        decfsz
                 J,£
                                   ; J := J-1, skip next if zero
                 jloop
        goto
                              ; do it all again
        goto
                 mloop
        end
                                  ; program ends here
```

Figure 9: A more elaborate PIC program.




Figure 10: With program in Fig. 9, LEDs flash in chaser sequence; switch S1 reverses direction.

PORTB: 0 1 0 0 0 0 0 0