

EECS 281, Tebmany 10, 2015

Example:



F= w 4 2 + wx 2




Timing Hazards

Because of circuit delays, transvent
behavior may be different than steady-state.

A circuit's output may produce a short pulse,

called a glitch out a time when steady-state

analysis predict no change.



=) hus l-cells wrozed only

prime implicants.

X, 4, 2 eclipses two

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. Minimal Sum X, 4, 2: secondary essential prime (that must be included in ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

 $F = \Sigma_{w,x,y,z}(2,6,7,9,13,15)$: (a) Karnaugh map; (b) prime implicants and distinguished 1-cells;

Figure 4-36

(c) reduced map after removal of essential prime implicants and covered 1-cells.




Figure 4-37 $F = \sum_{X,X,Y,Z} (1.5,7.9.11.15); (a) \text{ Karnaugh map; (b) prime implicants; (c) a minimal sum; (d) another minimal sum.}$

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4, (02006. Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

State Hazards


static - 1 Hazerd: possibility of a Oglitch at the output when output is expected to stay at a steady 1.

A static-I hazard is a pair of input combinations that


- differ in only one input variable.


- both give a 1-output.

Example:



All the gates have a wit delay. $X47 \longrightarrow X47 \longrightarrow 110$ F=1






From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-1, ©2006. Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Circuit with a dynamic hazard.

Figure 4-43



(c) minimum and maximum delays.

	. 74	74HCT		74,4	чанст			74	74LS	
	Typical	Maximum	Тур	Typical	Max	Maximum	Тур	Typical	Maximum	aum
Part Number	Jplate falle	l _{bl.tt} , lbttr	HTPd	lillil,	$I_{\mathrm{pt.H}}$	I _{рии.}	IpLII	Ipul	l _{pLII}	I _{phil}
.00, 10		35	5.5	5.5	9.0	9.0	9	0	15	15
.02	9,	29	بر. در	45	8.5	8.5	10	10	15	15
.04	=	35	5.5	5.5	8.5	8.5	9	10	5	<u>S</u>
.08, 111	=	35	25	55	9.0	9.0	œ	10	15	20
74	16	48	5.5	5.5	9.0	9.0	15	15	22	22
.20	=	35					9	10	15	<u> </u>
12	P-1019,	35					œ	10	5	20
.27	9	29	5.6	5.6	9.0	9.0	10	10	15	5
.30		35					%	13	2.	20
<u>ង</u>	9	30	5.3	5.3	8.5	8.5	-	4	13	22
'86 (2 levels)	13	to	5	5.5	10	10	12	10	23	17
'86 (3 levels)	ធ	10	ار ار	5.5	10	10	20	다	30	13.

Propagation delay in nanoseconds of selected 5-V CMOS and TTL SSI parts. Table 6-2

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

			741	74HCT	74A	74AHCT	74.	74FCT		74LS	S
			Typ.	Max.	Тур.	Max.	Typ.	Max.	Тур.	p.	Max.
Part	From	То	THE THE T	31	Iplat-felal.	անգութ, այհքարք	1114,4114	արկուրդ, արել _յ ուրել	l l l l		und, trud,
¥£1.	any select	output (2)	23	:5	<u>×</u>	13	y.	٤	=	<u> </u>	2)
	any select	output (3)	13	÷,	<u>×</u>	5	'n	9	<u>.</u>	3	
	G2A, G2B	enthur	13	15	7.5	ផ	<u>.</u> .	æ	73	3	
	9	output	13	ħ	7.1	<u>-</u>	4	æ	<u>-</u>	4	**
3	any select	output (2)	I	÷	6.5	E.S	ועי	g		13	130
	any select	जाकृता (३)	7	ធំរ	ń.ś	10.5	t.n	£	5.	ĸ	
	enable	ագրու	=	ä	<u>5:</u> 0	5	'n	ۍ	5	<u></u>	
2	any select	~	17	<u>-</u> 2			·.h	ے		Z	##
	my select	~ I	₹	Ji			1.01	÷	<u>-</u>	5	
	any data	~	-	ż			1-	7	3	5	
	any data	≺ i	5	5			_	~7	<u></u>	::	
	enable	-≺	13	ž'			<u>.</u>	~ .1	id.	Ę	
	enable	~	15	5			4-	~-4	S	Z	E E
53	any select	output	Ξ				251	÷	5	25	
	any data	output	:3	#3			<u>-</u>	~- :	₹	77	
	enable	mdmo	=	Ľ			1-	7	=	13	
.157	select	melino	Üi	÷	ð. X	<u></u>	7	10.5	<u></u>	55	
	any data	ontput	<u></u>	38	 	9.5	<u>.</u>	~	5	9	
	enable	ագրո	2	ž	7.1	12.0	7	10.5	;;	<u> .</u> .	3
23	Gi, Pi	음	;;	4					i,	5	
	illiv: Gi, Pi	<u>ဂ</u> ါ	3	±					s	~1	7.5 10.5
	any Pi	סד	=	हें ह						Ž,	
	CO	C1-3	17	<u>\$</u>					3,	7	
CNC	mdni Ann	EVEN	ž	3			6	=	;;;	č	51) .15
	my imput	000	3	36			5	₹	23		35 50
181	CO	S	22	90					5	2	72 72
	any Ai, Bi	S AIR	13	Ξ					5	5	11
	8	2	હ	58					-	=	17 22
	any Ai, Bi	5	13	8					=	77	17 17
×		iny T							$\vec{\mathbf{z}}$	Ξ	27 21
	any Al, Es	i G							3	ؾ	HF 118
	any Ai. Bi	יס							13	***	23 23
	any Ai, Bi	illy FI							3	5	# !!
	any select	III T							35	7.	53 51
	amy select	G.P							<u></u>	در. درا	47 48
082	iny Pi	PEQO	26	69			~.1	Ξ	⋥	7	13, 25
	Qi Qi	PEQO	낚	3			~.1	Ξ	Ξ	<u></u>	33 33
	any Pi	CG (C)					2	-	4		
			10	3			y	ī	ě	2	0.0

Table 6-3

Propagation delay in nanoseconds of selected CMOS and TTL MSI parts.




Figure 6-21 A 4×3 PLA with six product terms.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

$$01 = I \cdot I2 + I1 \cdot I3 + I1 \cdot I2 \cdot I4$$





Figure 6-22

Compact representation of a 4×3 PLA with six product terms.






Figure 6-23

A 4×3 PLA programmed with a set of three logic equations.




Figure 6-25 Logic diagram of the PAL16L8.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4.
©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.




Figure 6-27 Logic diagram of the GAL16V8C.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.






Figure 6-26

Logic symbol for the PAL16L8.



A 2-to-4 decoder: (a) inputs and outputs; (b) logic diagram.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Suddle River, NJ. All rights reserved.




40 = EN. II , TO

Table 6-4

Truth table for a 2-to-4 binary decoder.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.



convert wided inputs to coded outputs.

input code generally has fewer bits than
output.

1-ait-of-m code outputs.


e.g. 1-out-of-4 wde:

0001, 0010, 0100, 1000.

Bihary Decoders:

n-bit binary input vode, 1-out-of-2" output vode.

Don't core on K-maps:



5