EECS 281 , March 5, 2015

Sequential logic circuit: outputs depend on current and past inputs

State: collection of state variables whose values art any one time contain all the information about the past necessary to determine the future behavior.

In digital logic circuit: state voriables are binary values corresponding to certain logic signals.

n binary state variables -> 2 possible states

2°: always finite => finite\_state
machines

Duty cycle: percentage of time clock so its asserted level. (bock tick: First edge or pulse in clock period, or period Aself clock signal: active high it state changes occur at ising edge.






Figure 7-1 Clock signals: (a) active high; (b) active low.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.






Transfer function:

$$V_{\text{out1}} = T(V_{\text{in1}})$$
$$V_{\text{out2}} = T(V_{\text{in2}})$$

Figure 7-3

Transfer functions for inverters in a bistable feedback loop.


## Bistable element




Latches: watch inputs continuously, can change output at any time.

Flip-flops: water reputs contracting,
contract change outputs
with clock change only.


5-R (atch (set - reset)




S	2	3	92	
0	0	Last G	Last an	
0		0	j	
	O		O	
No was translated and providing of the p		0	0	$\leftarrow$
the second of the second of the second of the second	The second of th	may have reported the second of the second o		



From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.




From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.



when both S = P = 1  $\Rightarrow$  both outputs are freed to be 0.

onee either input is negated  $\Rightarrow$  complementary operation

If both negated simultaneously unpredictable next state -> may oscillate, or may end up at a nonlogic level.





5-R Latch

Active low set and reset inputs


more often used because uses NAND

gates.






Remembers previous state when  $\overline{S} = \overline{Z} = 1$ Both outputs are 1 When  $\overline{S} = \overline{Z} = 0$ 



S-R latch with Enable



S	2	<u>_</u>	વ	3 N
X	Χ	O	Coust 2	LastqN
0	0	Ĺ	(ast on	Last o, N
0	(.		0	
	0			0




Figure 7-11
Typical operation of an S-R latch with enable.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.