

EECS 281, March 31, 2015

Most popular MSI wonter:

74×163 synchronous 4-bit binary counter.



Frample: Counting sequence 0,1,2,...10,0,1,...






Figure 8-25

A synchronous 4-bit binary counter with serial enable logic.




Figure 8-26

A synchronous 4-bit binary counter with parallel enable logic.

Fastest binary counter structure.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4.
©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.




Figure 8-27

Traditional logic symbol for the 74×163.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

	-				0	_			_			_
	0	-		_		0				-	_	_
	-	0			0	0						
	0	0			 ,	****	0	<u></u>			_	
- Average	! ! !	<u>-</u>	0	-	;o	, i —	; ;	(<u>)</u>				
	0 -		С		_	0	0) –				
	-	0	0	_	0	0	0	_		•		-
	0	0	0	_				0	_			_
,				0	0			c	_	_	-	
3 3 1	c	-		0	,	0	_	0		-		
\mathcal{Z}		0		0	0	0		С	<u></u>		_	
	0	0	_	0	_		C	c		-	_	
	_(-	0	0	0	_	0	0	_	_		,
	0		0	0	_	0	0	0	_			
		0	0	0	0	0	0	0	-	1	-	-
	Q A	8	ရွ	8	×	×	×	×	0	×		-
	م م	8	ရ	8	×	×	×	×	; ;	0	_	
	Þ	œ	C	D	×	×	×	×	>	×	.0	— .
	0	0	С	0	×	×	×	×	×	×	X	0
	QA*	QB _*	aç.	QD.	QA	ap	20	ap	ENP		CLR_L LD_L ENT	LR_L
		Meyt Office	1VOA!		i	Carrett Citate				1		


Table 8-13 State table for a 74×163 4-bit binary counter.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006. Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Shift Register

n-bit register: shifts its stored data by one bit position at each clock tick.

Serial -in , serial -out:



This register can be used to delay a signal by n clock ticks

at clock fick : of shifts current whats. either loads new data from 10-ND.




Figure 8-39

Structure of a parallel-in, serial-out shift register.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.




inputs	olan dan berkelandara kalandara berkelandan kan berkelandara kalandara kalandara kalandara kalandara kalandara	
buts	an error en	
Next state	nde para personal de la persona de la pe	0
2	Mentillanna	


current stake

	4	mpurs		1YAN	APY1 21916	
Function	S†	S1 S0	QA#	QB	QC#	QD*
Hold	0	0	QA	ap	ည္ဂ	9
Shift right	0	 .	RIN.	QA.	<u>8</u>	ရင
Shift left	; -	0,	် သား)	ည	Q	E
Load	; —		Ď	ш	Ö.	ס
#HACIONALITATION OF THE CONTRACTOR OF T			edicinal deposits of the second secon	TANK TANK TANK TANK TANK TANK TANK	HEREN WATER CONTRACTOR	STANSFORMATION OF STREET

Table 8-24


Function table for the 74×194 4-bit universal shift register.





Simplest design for a 4-bit, 4-state ring counter with a single circulating 1.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.



bidrectional: contents may be shifted in two directions.

Left: in the direction from Right: in the direction from at to 9D.

Figure 8-41

for a standard 16-pin dual in-line package. Logic diagram for the 74×194 4-bit universal shift register, including pin numbers

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006. Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

general enough to be used in any applications of shift




Figure 8-40

Structure of a parallel-in, parallel-out shift register.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.