
28/3 0000 0010 Wormally performs leset asserted: Ó 0100 0 /_{~)0}RESE1 CLOCK (load) 000 a left shift wads +5 V 0 0 0 10 J Figure 8-42 N ယ ហ ത SS - ST - ST CLR RE ϖ Z 000 은 옷 74x194 (Reset regented) QA **Q**C 20 **QB** $\vec{\omega}$ 7 \subseteq 5 4 shift-left shift register wired as a O Ç ည ့ Q1 ° Q N Ö Peset: Rext 600 pormal country of cher 00001 0000 70000 © 70 000 regated (000() (A) 0 0/05 0 |0 |()

Simplest design for a 4-bit, 4-state ring counter with a single circulating 1.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.



State diagram for a simple ring counter.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006. Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Uses NOR gale: shifts LSBS are 5 0 10 6 only when tre Three




Figure 8-45

Self-correcting 4-bit, 4-state ring counter with a single circulating 1.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

in this example within 3 clock ticks abnormal state corrected within n-1 alock ticks.




Figure 8-46
State diagram for a self-correcting ring counter.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

EECS 281, April 7, 2015

Lead - only Memory (ROM)


Combinational arcuit with ninputs and
boutputs.

inputs are called: address inputs


named to, AI, ..., An-I

outputs are called: data outputs

named: Do, DI, ..., Db-1



can be stored in 2 x4 (8x4) ROLL.



From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Туре	Technology	Read cycle	Write cycle	Comments
Mask ROM	NMOS, CMOS	10-200 ns	4 weeks	Write once: low power
Mask ROM	Bipolar	< 100 ns	4 weeks	Write once; high power; low density
PROM	Bipolar	< 100 ns	10-50 µs/byte	Write once; high power; no mask charge
EPROM	NMOS, CMOS	25200 ns	10–50 µs/bytc	Reusable; low power; no mask charge
EEPROM	NMOS	50-200 ns	10-50 µs/byte	10,000-100,000 writes/location limit

Table 9-5
Commercial ROM types.

Stores the truth table of an n-input be output combinational logic function.

ROM's data outputs are equal to the output bits in the truth table now selected by the address inputs.

ROM is a nonvolatile memory: contents


preserved even if no power is
applied.

Read/write Memory (RWM)

Most woman: Back Random Access
Memoies (RAMs)

RAM: time it takes to read or write a bit is independent of bit's location in the RXIM.

Volable memory: loses memory when powered off.



When WE is asserted, data out we written into selected memory location.

lead: DE: O & asserted, write

WE: I & not asserted, write

is not enabled.

address bits should contain

the address that you are trying

to access.

SEL-L asserted: output is slored data.

SEL-Land WR-L asseted: lately opens. New data bit stred.




Figure 9-20

Functional behavior of a static-RAM cell.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.





Figure 9-21 Internal structure of an 8×4 static RAM.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

To store Accessed by setting word like to MGH. To slove "o"; Low voltage placed on bit line =) capacitor discharges. "I"; HIGH voltage placed on bit line = capacitor charged through an transistor.



Storage cell for one bit in a DRAM.

To lead: Bit line precharged to a voltage halfway between High and low. detects his change, and recovers a 1600 ol. precharged but are pulled slightly limit her (lower). Sense amplifier

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4 ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved

The Eurssing Game

Four inputs 61-64 connected to
push buttons

Four outputs LI-L4 connected

to lamps/LEDS located

near like-numbered push buttons.

ERR output connected to a

ped lamp.

Normal operation: L1-L4: 1-out-of4
pattern.

at each clock tick, pattern rotates by one position.

Guess: by pressing a push bython. G1-G4

If Gi = Li =) Stop the squime goto ox state

6; + Li => goto ERR 4




Figure 7-60 Correct state diagram for the guessing game.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.