


EECS 281, March 31, 2015



Most popular MSI counter:

74x163 synchronous 4-bit binary counter.



Example: counting sequence 0, 1, 2, ..., 10, 0, 1, ...

74x163






Figure 8-25

A synchronous 4-bit binary counter with serial enable logic.




Figure 8-26

A synchronous 4-bit binary counter with parallel enable logic.

Fastest binary counter structure.




Figure 8-27

Traditional logic symbol for the 74x163.


synchronous 4-bit binary counter.



# Shift Register

$n$ -bit register: shifts its stored data by one bit position at each clock tick.

Serial-in, serial-out:



This register can be used to delay a signal by  $n$  clock ticks.

at clock tick : either loads new data from 1D-ND.  
or shifts current contents.




Figure 8-39

Structure of a parallel-in, serial-out shift register.



$$S1 = 1$$

$$S0 = 0$$

1000

$$L/N = QA$$

0 0 1 0  
~~0~~ 0 0 1  
 ← current state

L/N

Function	Inputs		Next state			
	S1	S0	QA*	QB*	QC*	QD*
Hold	0	0	QA	QB	QC	QD
Shift right	0	1	QD	QA	QB	QC
Shift left	1	0	QB	QC	QD	QA
Load	1	1	A	B	C	D

Table 8-24

Function table for the 74x194 4-bit universal shift register.

QA QB QC QD  
 0 0 0 1

Normally performs a left shift + (reset negated).  
 when Reset asserted: loads 0001.








Figure 8-42

Simplest design for a 4-bit, 4-state ring counter with a single circulating 1.



bidirectional: contents may be shifted in two directions.

Left: in the direction from  $QD$  to  $QA$

Right: in the direction from  $QA$  to  $QD$ .




Figure 8-41

Logic diagram for the 74x194 4-bit universal shift register, including pin numbers for a standard 16-pin dual in-line package.

general enough to be used in any applications of shift registers.




Figure 8-40

Structure of a parallel-in, parallel-out shift register.