

EECS 281, February 10, 2015

Example:

wx	00	01	11	10
yz				
00				
01	1	1		1
11		1	1	1
10				

$$F = w'x'y'z + wx'y'z + wx'yz + wx'yz$$

Timing Hazards

Because of circuit delays, transient behavior may be different than steady-state.

A circuit's output may produce a short pulse, called a glitch at a time when steady-state analysis predict no change.

X, Y, Z eclipses two
prime implicants.
 \Rightarrow two 1-cells covered only
by $X \cdot Y \cdot Z$




Figure 4-36

$F = \Sigma_{W,X,Y,Z}(2,6,7,9,13,15)$: (a) Karnaugh map; (b) prime implicants and distinguished 1-cells;
(c) reduced map after removal of essential prime implicants and covered 1-cells.

X, Y, Z : secondary essential prime
implicant.

(b) must be included in minimal sum

From *Digital Design: Principles and Practices*, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4.
©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.




Figure 4-37

$F = \sum_{W,X,Y,Z}(1,5,7,9,11,15)$: (a) Karnaugh map; (b) prime implicants; (c) a minimal sum; (d) another minimal sum.


Static Hazards

static - 1 Hazard: possibility of a 0 glitch at the output when output is expected to stay at a steady 1.

A static - 1 hazard is a pair of input combinations that



- differ in only one input variable.
- both give a 1-output.

Example:




All the gates have a unit delay.

$$\begin{array}{ccc}
 X & Y & Z \\
 1 & 1 & 1 \\
 \rightarrow & & \\
 X & Y & Z \\
 1 & 1 & 0 \\
 F = & 1 & 1
 \end{array}$$



Example: $F = xz' + yz + x4$



$x4z \quad F$
 $111 \rightarrow 1$
 $x4z$
 $110 \rightarrow 1$




Figure 4-43

Circuit with a dynamic hazard.

Different paths may have different delays!

Delays may be different for $L \rightarrow H$ or $H \rightarrow L$ transition for a certain path.






Figure 6-19

Timing diagrams for a combinational circuit: (a) block diagram of circuit; (b) causality and propagation delay; (c) minimum and maximum delays.

Part Number	74HCT		74AHCT		74ALS					
	Typical	Maximum	Typical	Maximum	Typical	Maximum				
	t_{PLH} , t_{PHL}	t_{PLH} , t_{PHL}	t_{PLH}	t_{PHL}	t_{PLH}	t_{PHL}				
'00, '10	11	35	5.5	5.5	9.0	9.0	9	10	15	15
'02	9	29	3.4	4.5	8.5	8.5	10	10	15	15
'04	11	35	5.5	5.5	8.5	8.5	9	10	15	15
'08, '11	11	35	5.5	5.5	9.0	9.0	8	10	15	20
'14	16	48	5.5	5.5	9.0	9.0	15	15	22	22
'20	11	35					9	10	15	15
'21	11	35					8	10	15	20
'27	9	29	5.6	5.6	9.0	9.0	10	10	15	15
'30	11	35					8	13	15	20
'32	9	30	5.3	5.3	8.5	8.5	14	14	22	22
'86 (2 levels)	13	40	5.5	5.5	10	10	12	10	23	17
'86 (3 levels)	13	40	5.5	5.5	10	10	20	13	30	22

Table 6-2

Propagation delay in nanoseconds of selected 5-V CMOS and TTL SSI parts.

Part	From	To	7AHCT		7AAHCT		7AFCT		7ALS	
			Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.
			ns/μm	ns/μm	ns/μm	ns/μm	ns/μm	ns/μm	ns/μm	ns/μm
*138	any select	output (2)	23	45	8.1	13	5	9	11	18
	any select	output (3)	23	45	8.1	13	5	9	21	20
	<u>G2A, G2B</u>	output	22	42	7.5	12	4	8	12	20
	<u>G1</u>	output	22	42	7.1	11.5	4	8	14	13
*139	any select	output (2)	14	43	6.5	10.5	5	9	13	22
	any select	output (3)	14	43	6.5	10.5	5	9	18	25
	enable	output	11	43	5.9	9.5	5	9	16	21
*151	any select	Y	17	51			5	9	27	18
	any select	Y	18	54			5	9	14	20
	any data	Y	16	48			4	7	20	16
	any data	Y	15	45			4	7	13	12
	enable	Y	12	36			4	7	26	20
	enable	Y	15	45			4	7	15	18
*153	any select	output	14	43			5	9	19	25
	any data	output	12	43			4	7	10	17
	enable	output	11	34			4	7	16	21
*157	select	output	15	46	6.8	11.5	7	10.5	15	18
	any data	output	12	38	5.0	9.5	4	6	9	9
	enable	output	12	38	7.1	12.0	7	10.5	13	14
*182	any <u>G1, F1</u>	output	13	41					4.5	4.5
	any <u>G1, F1</u>	C1-3	13	41					5	7
	any <u>F1</u>	<u>P</u>	11	35					4.5	6.5
	C0	C1-3	17	50					6.5	7
*280	any input	EVEN	18	53			6	10	33	29
	any input	ODD	19	56					23	31
*283	C0	any Si	22	66					16	15
	any Ai, Bi	C4	21	61					15	15
	C0	C4	19	58					11	11
	any Ai, Bi	C4	20	60					11	12
*381	CIN	any Fi							18	14
	any Ai, Bi	<u>G</u>							20	21
	any Ai, Bi	<u>P</u>							21	33
	any Ai, Bi	any Fi							20	15
	any select	any Fi							35	34
	any select	<u>G, P</u>							31	32
*682	any Pi	<u>PEOD</u>	26	69			7	11	13	15
	any Oi	<u>PEOD</u>	26	69			7	11	14	15
	any Oi	<u>PGTO</u>	26	69			9	14	20	15
	any Oi	<u>PGTO</u>	26	69			9	14	21	19

Table 6-3

Propagation delay in nanoseconds of selected CMOS and TTL MSI parts.

X: potential connections.




Figure 6-21

A 4 x 3 PLA with six product terms.

$$O1 = I1 \cdot I2 + I1 \cdot I3' + I1' \cdot I2' \cdot I4'$$

$P1$
 $P2$
 $P3$




Figure 6-22

Compact representation of a 4 x 3 PLA with six product terms.

$$O1 = (I1 \cdot I2) + I1' \cdot I2' \cdot I3' \cdot I4'$$

$$O2 = I1 \cdot I3' + I1' \cdot I3 \cdot I4 + I2$$

$$O3 = I1 \cdot I2 + I1 \cdot I3' + I1' \cdot I2' \cdot I4'$$




Figure 6-23

A 4 × 3 PLA programmed with a set of three logic equations.




Figure 6-25
Logic diagram of the PAL16L8.




Figure 6-27

Logic diagram of the GAL16V8C.




Figure 6-26

Logic symbol for the PAL16L8.

$$Y_0 = \overline{EN} \cdot I_1' \cdot I_0'$$




Figure 6-32

A 2-to-4 decoder: (a) inputs and outputs; (b) logic diagram.

don't care


Inputs			Outputs				
EN	I1	I0	Y3	Y2	Y1	Y0	
0	x	x	0	0	0	0	
1	0	0	0	0	0	1	
1	0	1	0	0	1	0	
1	1	0	0	1	0	0	
1	1	1	1	0	0	0	

$$Y_0 = \overline{EN} \cdot I_1 \cdot I_0$$

Table 6-4

Truth table for a 2-to-4 binary decoder.

Decoders



convert coded inputs to coded outputs.

input code generally has fewer bits than output.

1-out-of- m code outputs.

e.g. 1-out-of-4 code:

0001, 0010, 0100, 1000.

Binary Decoders:

n -bit binary input code, 1-out-of- 2^n output code.

Don't care on K-maps:

