

EECS 281, March 5, 2015

Sequential logic circuit: outputs depend on current and past inputs

State: collection of state variables whose values at any one time contain all the information about the past necessary to determine the future behavior.

In digital logic circuit: state variables are binary values corresponding to certain logic signals.

n binary state variables $\rightarrow 2^n$ possible states

2^n : always finite \Rightarrow finite-state machines.

clock signal: active high if state changes occur at rising edge.
 clock tick: first edge or pulse in clock period, or period itself.
 Duty cycle: percentage of time clock is asserted level.






Figure 7-1

Clock signals: (a) active high; (b) active low.



Transfer function:


$$V_{out1} = T(V_{in1})$$

$$V_{out2} = T(V_{in2})$$

Figure 7-3

Transfer functions for inverters in a bistable feedback loop.


Bistable element



Latches: watch inputs continuously, can change output at any time.

Flip-flops: ~~watch inputs continuously,~~
~~can~~ change outputs
 with clock change only.


S-R Latch (set - reset)



S	R	Q	QN
0	0	Last Q	Last QN
0	1	0	1
1	0	1	0
1	1	0	0

←

If pulse-width < minimum-pulse-width \Rightarrow may go into metastable state.



S R
1 1 → 0 0





Figure 7-6

Typical operation of an S-R latch: (a) "normal" inputs; (b) S and R asserted simultaneously.



output
undefined /
undetermined



when both $S = R = 1 \Rightarrow$ both outputs are forced to be 0.

once either input is negated \Rightarrow complementary operation


If both negated simultaneously \Rightarrow unpredictable next state \Rightarrow may oscillate, or may end up at a nonlogic level.



$\overline{S} - \overline{R}$ Latch

Active low set and reset inputs


more often used because uses NAND gates.




$S-L$	$R-L$	Q	Q_N
0	0	1	1
0	1	1	0
1	0	0	1
1	1	Last Q	Last Q_N

Remembers previous state when $\bar{S} = \bar{R} = 1$

Both outputs are 1 when $\bar{S} = \bar{R} = 0$



S-R latch with Enable



S	R	C	Q	Q ^N
X	X	0	last Q	last Q ^N
0	0	1	last Q	last Q ^N
0	1	1	0	1
1	0	1	1	0
1	1	1	1	1




Figure 7-11

Typical operation of an S-R latch with enable.