EECS 281, March 26,2017

Example: State machine that workols tail lights of a car.

L R L3 L2 L1 R1 R2 R3
LC LB RA R4 RB RC

For hims Two input signals: LEFT, RIGHT.

Emergiancy flasher: input HAZ TOR LEFT OR RIGHT at at the same time

Free running clock signal with freq. of desired flashing rate.





Figure 7-58

Enhanced state diagram for T-bird tail lights.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.



$$LA = 4 + L2 + L3 + L23$$
 $LB = L2 + L3 + L23$
 $LC = L3 + L23$
.

I have 8 states -) will need a minimum of 3 flip-flops.

State assignments:

State	92	91	90
DLE	0	0	0
4	0	9	1 -
L2	0		
L3	0,	į	0
R	1	0	
£ 2		l	
23	(0
123		9	0

Hrz +	HA2-
92 9190	9291 go H
+	+
14 h	H47,
06,	06
(O)	_ હ
76	بر ج
11 ×	

S	02	õ	OO	Transition Expression	S	0 5	Ωĭ	œ
DLE	0	0	0	(LEFT + RIGHT + HAZ)'	IDLE	0	0	0
IDLE	0	0	0	LEFT · HAZ' · RIGHT'	5	0	0	****
IDLE	0	0	0	HAZ +LEFT · RIGHT	LR3	-)	С	С
IDLE	0	0	0	RIGHT HAZ' LEFT'	Ξ		O (
ت ت	0	0	_	HAZ'	L2	0	E	
Ξ	0	0	-	HAZ	LR3	******) 0	0
2	0	_	-	HAZ'	F.3	0	\in	0
2	0	_	_	HAZ	LR3) O	0
<u>E</u> 3	0		0	-	IDLE	0	•	0
E.	-	0	-	HAZ'	H2	-		
Ħ	-	0	-	HAZ	LR3	_	0	0
H2	-		_	HAZ'	R3	-	\bigcirc	0
R2	-	*****	_	HAZ	LR3	-	C	С
НЗ			0		IDLE	C	0	0
LR3		0	0	_	IDLE	0	0	0

Table 7-14

Transition list for T-bird tail-lights state machine.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

0

0

LR3 -)

K-map: 929

LA = 92.90 + 92.91 + 92.91.90

Register: a collection of two or more

D flip-flops with a common clock
input.


often used to store a collection of related bits.

Counters:

Any clocked sequential at cuit with state diagram containing a single cycle.

e.g. (SI) SI) modulo-m Lounter/ SMA... divide-bym counter

Modulus of a counter: # of states in the cycle.



| | | 3D

10 20 20 30

1 5 0

3Q 4Q

ಧ

\$

15

20

CH > CH > CH


74x175

1D

Ö


(b) traditional logic symbol. The 74×175 4-bit register: (a) logic diagram, including pin numbers for a standard 16-pin dual in-line package;

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.





(b) traditional logic symbol. The 74×374 8-bit register: (a) logic diagram, including pin numbers for a standard 20-pin dual in-line package; From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

Ripple Counters:



T flip-flop changes state (toggles) on every rising edge of its clock hput.





A synchronous 4-bit binary counter with serial enable logic.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.