## EECS 281, March 3, 2015

Vote.



Adders

Simple st adder: Half Adder

adds two 1-bit operands X an Y.

produces a 2-bit sum

Low order bit of the sum may be

named half sum (HS), high

order bit may be named carry out (co).

 $HS = X \oplus Y = XY' + X'Y$ 

co = X.4

Full adder


inputs: addend bit inputs
corry in input CI

Cin	x Y	S	ω	
0	o 0	0	D	
0	0	)	0	
0	10		0	
O		0		
			Ö	
	0 (	Ø		
	10	<u></u>		
			MICHIGANI AND THE CONTRACT OF	

$$S = X + Y + CIN$$

$$= X \cdot Y' \cdot CIN' + X' \cdot Y \cdot CIN' + X' \cdot Y \cdot CIN' + X' \cdot Y \cdot CIN'$$

S=1 if odd number of inputs are 1. CO=1 if two or more inputs are 1.



Ripple Adders:

Two n-bit binary words I added using hopple adder: cascade of n fill-adder stages, each handles one bit.

eig. 4-bit sipple adder ! bis biz bi bo

at bi do bo

at bi do bo

at bi do bo

at bi do ciny

sipple adder ! bis biz bi bo

sipple adder ! bis biz bi bo

at bi do bo

at bi do bo

at bi do ciny

sipple adder ! bis biz bi bo

at bis biz bi bo

set bo 0.

Subtractors

Binary adder can perform unsigned subtraction operation X-Y by performing X+Y+I

Sit-wise complement of Y use an adder with inputs

X, Y and CIN=1.

Theree-State Devices

Two normal states for logic outputs: Loward HIGH

Some outputs have a third electrical

State that is not a logic state:

high-impedance, hi-2 or floating state.

4




Figure 6-52

Eight sources sharing a three-state party line.

From Digital Design: Principles and Practices, Fourth Edition, John F. Wakerly, ISBN 0-13-186389-4. ©2006, Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

In Hi-2 state, output behaves as if it isn't ever connected to the circuit.

Three - State Buffers


noninverting buffer / active high enable

In active high enable

To inverting / active high enable

To 11 / 11 / 100 /1


Example: Design a circuit using only a 4 input 1 bit multiple ver with select inputs and an inverter for the sum output of a fill adder.



Q2. (30 pts.) a. Write the truth table for a full adder.

	Χ	4	Ü	S	Ca	
	o	o	ů			
	٥	Ĵ	1	1	o	
-	٠ ٥	1	٥	17	٥	
	٥	1	1	0		Mark the real of the state of
	ŀ	9	ð	1	0	
	-T	٥	1	۵	A MINE EL LES ELLAS, MAN PARTY DE LE MANAGE	
	1	1	0	٥	1	21
_	1	7	1		1	····

**b.** Design a circuit using only a 4x1 multiplexer with two select inputs and an inverter for the sum output of a full adder.



Q2. (20 pts.) a. Using a truth table, show that  $a \cdot b + a \cdot c + b \cdot c = a \cdot b + (a \oplus b) \cdot c$ 


abc	ab + ac+bc	ab + (a(+b).c
000	0	<u> </u>
001	0	0
010	0	O
0 1 1		
100	٥	0.
101		
110	1	1
1 1 1		

b. Implement a full adder using two half adders and a single combinational logic gate.

The half adder output equations for inputs M and N are given as:

Sum:  $S = M \oplus N$ 

Carry: C = M·N



Example: Implement a full adder using two half adders and a single yearle.

Half adder equations:

S=MEN

C=M.N

half adder MDN

IM S M.N

a.b+a.c+b.c=a.b+(a).c