HLock: Locking IPs at the High-Level Language

Rafid M., Roshanak M., Mark T. and Farimah F
University of Florida

Design Automation Conference(DAC) 2021

March 15, 2022

Presented by
Akshay Gopalakrishnan

Authors?

Outline

- Security !
- Security from what ?
- Remedy ? "Lock" parts of the code.
- Lock at High Level description to avoid attackers from succeeding (resiliency).
- Results

Security Need





- Intellectual Property (IP) blocks of code.
- IP blocks used for Hardware synthesis.
- Attacks - eg: Hardware Trojans, Reverse Engineering, etc.

Security Measures: Locking/Obfuscation



- Modify parts of the hardware specification at the RTL/netlist layer.
- The parts work correctly only with another extra input being correct.
- This way, "locking" of IP blocks can be achieved.

Problem?

- RTL/netlist layer security not resilient enough.
- Obfuscating constant values and branches of RTL are hard to do.
- SAT based/ Machine learning based attacks can easily extract the original design.

Proposed Solution

- Perform locking/obfuscation at HLS level (C/C++ like) design.
- Previous approach exists in these lines, but do not measure resilience to attack and has more overhead.

Outline


Design Specifications
HLL Description (C, C++, SystemC)
Locking Key Selection
Locking HLL
HLS
HLock
Locked RTL
Design Integration
Logic and Physical Synthesis
Layout
Fabrication
Trusted
Trusted/Untrusted
Untrusted
Third Party IPs
Non Functional IC
Activation
Key
Functional IC

Locking Different Candidates



Branch Obfuscation



Function Obfuscation

Own code sample here.

Constant Obfuscation



Whole setup



Fig. 3: The intermediate steps of HLock for hardware locking using HLS.

Power consumption and SAT Resiliency

Locking Type	Mergesort		AES		NeedWun	
	Power Overhead	SAT Resiliency	Power Overhead	SAT Resiliency	Power Overhead	SAT Resiliency
inserts XOR and XNOR gates at randomly chosen locations (RND) [20]	69.09%	10.75s	35.59%	3.46s	56.47%	8.74s
inserts XOR/XNOR gates carefully to avoid fault-analysis attack (DAC) [19]	103.21%	190.20s	155%	245.50s	115.70%	156.40s
Maximizes HD between correct and incorrect outputs by MUX (ToC mux) [21]	42.10%	1.34s	67.21%	2.73s	53.39%	3.27s
Maximizes HD between correct and incorrect outputs by XOR (ToC xor) [21]	82.30%	19.34s	145.30%	26.59s	103.84%	16.23s
Minimizes low controllability locations by inserting AND, OR (IOLTS) [29]	14.67%	2.90s	13.54%	0.35s	15.74%	1.60s
HLock (Proposed Framework)	**7.84%**	**1915s**	**8.08%**	**4579s**	**8.53%**	**1883s**

ML Resiliency

Benchmark Designs	Accuracy (%) for Locking Types				
	TOCm'13 [21]	IOLTS'14 [29]	SARLock [22]	Mux2 [30]	HLock
MergeSort	96.66	100	100	92.27	68.18
AES	97.22	100	100	93.82	62.50
NeedWun	98.86	99.32	100	92.74	65.87
Avg.	*97.58*	*99.77*	*100*	*92.95*	***65.51***

Pros and Cons

Thank you

Useful links: