

# Constraint based scheduling of Weakly Consistent C programs for Reconfigurable Hardware

Akshay Gopalakrishnan

February 24, 2022

# Recap: HLS Design Flow

Constraint based scheduling of Weakly Consistent C programs for Reconfigurable Hardware

Akshay Gopalakrishnan


Introduction

Concurrent Program Synthesis

Limitation from Previous Work

Proposed Remedy

Thank you!



# Recap: HLS Design Flow

Constraint based scheduling of Weakly Consistent C programs for Reconfigurable Hardware

Akshay Gopalakrishnan


Introduction

Concurrent Program Synthesis

Limitation from Previous Work


Proposed Remedy

Thank you!



Focus on the scheduling and transformation phases.

# Mapping Threads to Reconfigurable Hardware



Each thread mapped to a unique hardware accelerator.

# Concrete Example: Producer Consumer System

Constraint  
based  
scheduling of  
Weakly  
Consistent C  
programs for  
Reconfig-  
urable  
Hardware

Akshay  
Gopalakrish-  
nan


Introduction

Concurrent  
Program  
Synthesis

Limitation  
from Previous  
Work

Proposed  
Remedy

Thank you!



(b) LegUp 5.1

Assumption is we have infinite supply of accelerators

# Resource Constraint: Limited Hardware Accelerator

Constraint based scheduling of Weakly Consistent C programs for Reconfigurable Hardware

Akshay Gopalakrishnan


Introduction

Concurrent Program Synthesis

Limitation from Previous Work

Proposed Remedy

Thank you!



Schedule involves additional context switch cycles.

# Resource Constraint: Limited Hardware Accelerator

Constraint based scheduling of Weakly Consistent C programs for Reconfigurable Hardware

Akshay Gopalakrishnan


Introduction

Concurrent Program Synthesis

Limitation from Previous Work

Proposed Remedy

Thank you!



$$\text{Total clock cycles} = n_1 + n_2 + n_3 + n_4 + 3x.$$

# Proposed Solution

Constraint  
based  
scheduling of  
Weakly  
Consistent C  
programs for  
Reconfig-  
urable  
Hardware

Akshay  
Gopalakrish-  
nan

Introduction

Concurrent  
Program  
Synthesis

Limitation  
from Previous  
Work

Proposed  
Remedy


Thank you!

Perform inlining at the transformation phase.  
Saves context switch clock cycles.  $(-3x)$

$T1 \parallel T2 \longrightarrow T1; T2$



# Advantage in Weak Memory Setting



2 clock cycles only !

# Methodology

Constraint  
based  
scheduling of  
Weakly  
Consistent C  
programs for  
Reconfig-  
urable  
Hardware

Akshay  
Gopalakrish-  
nan

Introduction

Concurrent  
Program  
Synthesis

Limitation  
from Previous  
Work

Proposed  
Remedy

Thank you!

- Insert AST node for threads in assignment code base.
- Programs assumed to be given in the form of memory accesses ONLY.
- Encode dependencies for weak atomics from previous work.
- Add thread inlining transformation.
- Add analysis pre-inlining to identify which threads to inline.
- Compare schedules.

Testbench will be mainly custom-made examples in addition to Message Passing and Producer Consumer algorithms from previous work.

# Thank you!

Constraint  
based  
scheduling of  
Weakly  
Consistent C  
programs for  
Reconfig-  
urable  
Hardware

Akshay  
Gopalakrish-  
nan

Introduction

Concurrent  
Program  
Synthesis

Limitation  
from Previous  
Work

Proposed  
Remedy

Thank you!

Some paper references.

- Pthreads to Hardware
- Relaxed Memory C Programs to Hardware
- Global Analysis for Efficient Scheduling of Concurrent C programs for Hardware
- Scheduling Problem

Any feedback?