

Scheduling Weakly Consistent C Programs for Reconfigurable Hardware

Nadesh Ramanathan, John Wickerson, George Constantinides.

Presented by
Akshay Gopalakrishnan

February 17, 2022

Who are they?

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

Example

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

```
int r0=0,r1=0,r2=0;  
r0=y+y+y+y+y+y;  
r1=x;  
r2=x/a;
```

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | ... | 36 |

ld y							
	ld y						
	ld y						
		ld y					
		ld y					
			ld y				
			ld x				
ld x							
		divide					

Example

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

`x=1;`

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | ... | 36 |

		st x						
--	--	------	--	--	--	--	--	--

Example

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

```
int r0=0,r1=0,r2=0;  
r0=y+y+y+y+y+y;  
r1=x;  
r2=x/a;
```

x=1;

$\text{assert}(r1 = 1 \Rightarrow r2 \neq 0)$

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | ... | 36 |

ld y							
	ld y						
	ld y						
		ld y					
		ld y					
			ld y				
			ld x				
ld x							
		divide					

		st x					
--	--	------	--	--	--	--	--

Example

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

```
x=a/3;  
y=1;
```

1	2	3	4	5	...	35	36
---	---	---	---	---	-----	----	----

ld a						
		divide				
						st x
st y						

Example

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

```
int r0=0,r1=0;  
r0=y;  
if(r0==1) r1=x;
```

1	2	3	4	5	...	35	36
---	---	---	---	---	-----	----	----

		ld y				
		ld x				
			slt y==1? x:null			

Example

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

```
x=a/3;  
y=1;
```

```
int r0=0,r1=0;  
r0=y;  
if(r0==1) r1=x;
```

$\text{assert}(r0 = 1 \Rightarrow r1 = 1)$

1	2	3	4	5	...	35	36
---	---	---	---	---	-----	----	----

ld a							
		divide					
							st x
st y							

		ld y					
		ld x					
				slt y==1? x:null			

Problem of Dependencies

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

$$E_{\text{intra-iter}} = \{(v, v', 0) \mid sb(v, v') \wedge sloc(v, v') \wedge (v \in V_{\text{st}} \vee v' \in V_{\text{st}})\}$$

$$E_{\text{inter-iter}} = \{(v, v', 1) \mid sloc(v, v') \wedge (v \in V_{\text{st}} \vee v' \in V_{\text{st}})\}.$$

Adding WW—WR—RW—RR Dependancies

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

$$E_{sc\downarrow} = \{(v, v', 0) \mid sb(v, v') \wedge v \in V_{sc}\}$$

$$E_{sc\uparrow} = \{(v, v', 0) \mid sb(v, v') \wedge v' \in V_{sc}\}$$

```
int r0=0,r1=0,r2=0;
r0=y+y+y+y+y+y;
r1=x;
r2=x/a;
x=a/3;
y=1;
```

Final Dependency Expression

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

$$E_{\text{mem,SC}}^{\text{pipe}} = E_{\text{intra-iter}} \cup E_{\text{inter-iter}} \cup \\ E_{\text{at}\dagger} \cup E_{\text{at}\ddagger} \cup E_{\text{at-inter-iter}}$$

Example

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

Without pipelining

Cycle:	1	2	3	4	5	6	7	8	9	10	11	12
<code>r1=x;</code>		ld _{na} x					ld _{na} x					
<code>r2=ld(&y, ACQ);</code>			ld _{ACQ} y					ld _{ACQ} y				
<code>r0=z;</code>					ld _{na} z						ld _{na} z	

With pipelining

Cycle:	1	2	3	4	5	6	7	8	9	10
<code>r1=x;</code>		ld _{na} x				ld _{na} x				
<code>r2=ld(&y, ACQ);</code>			ld _{ACQ} y				ld _{ACQ} y			
<code>r0=z;</code>						ld _{na} z				ld _{na} z

Weakening: Adding Release-Acquire Dependencies

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

$$E_{\text{acq}\dagger} = \{(v, v', 0) \mid sb(v, v') \wedge v \in V_{\text{acq}}\}$$
$$E_{\text{rel}\dagger} = \{(v, v', 0) \mid sb(v, v') \wedge v' \in V_{\text{rel}}\}$$

```
x=a/3;  
y=1;
```

```
int r0=0,r1=0;  
r0=y;  
if(r0==1) r1=x;
```

Adding RR Dependency

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

$$E_{\text{RAR}} = \{(v, v', 0) \mid sb(v, v') \wedge sloc(v, v') \wedge v \in V_{\text{at}} \cap V_{\text{ld}} \wedge v' \in V_{\text{at}} \cap V_{\text{ld}}\}.$$

```
int r0=0, r1=0, r2=0;  
r0=y+y+y+y+y+y;  
r1=x;  
r2=x/a;
```

Final Dependency Expression

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

$$\begin{aligned} E_{\text{mem,weak}}^{\text{pipe}} = & E_{\text{intra-iter}} \cup E_{\text{inter-iter}} \cup E_{\text{sc}\downarrow} \cup E_{\text{sc}\uparrow} \cup \\ & E_{\text{acq}\downarrow} \cup E_{\text{rel}\uparrow} \cup E_{\text{RAR}} \cup \\ & E_{\text{sc-inter-iter}} \cup E_{\text{acq-inter-iter}} \cup \\ & E_{\text{rel-inter-iter}} \cup E_{\text{RAR-inter-iter}} \end{aligned}$$

Example

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

Without pipelining

Cycle:	1	2	3	4	5	6	7	8
<code>r1=x;</code>		<code>ld_{na} x</code>			<code>ld_{na} x</code>			
<code>r2=ld(&y, ACQ);</code>		<code>ld_{ACQ} y</code>			<code>ld_{ACQ} y</code>			
<code>r3=z;</code>			<code>ld_{na} z</code>				<code>ld_{na} z</code>	

With pipelining

Cycle:	1	2	3	4	5	6
<code>r1=x;</code>		<code>ld_{na} x</code>	<code>ld_{na} x</code>			
<code>r2=ld(&y, ACQ);</code>		<code>ld_{ACQ} y</code>	<code>ld_{ACQ} y</code>			
<code>r3=z;</code>			<code>ld_{na} z</code>	<code>ld_{na} z</code>		

Testing on Message Passing

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction

```
atomic_int flag1 = 0, ..., flagN = 0;
int data1 = 0, ..., dataN = 0;

1.1 for(i=0; i<ITER; i++) { 2.1 for(i=0; i<ITER; i++) {
1.2   if(ld(&flag1,ACQ)==0){ 2.2   if(ld(&flag1,ACQ)==1){
1.3     data1++;                2.3     data1++;
1.4     st(&flag1,1,REL);        2.4     st(&flag1,0,REL);
1.5   }                          2.5   }
1.6   ...                        2.6   ...
1.7   if(ld(&flagN,ACQ)==0){ 2.7   if(ld(&flagN,ACQ)==1){
1.8     dataN++;                2.8     dataN++;
1.9     st(&flagN,1,REL);        2.9     st(&flagN,0,REL);
1.10  }                          2.10  }
1.11 }                          2.11 }
```


Fig. 5. A two-threaded message-passing example with *acquire-release* semantics on N independent channels.

Testing on Message Passing

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction




Pros and Cons

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction



Conclusion

Scheduling
Weakly
Consistent C
Programs for
Reconfig-
urable
Hardware

Presented by
Akshay
Gopalakrish-
nan

Introduction