Robustness Between Weak Memory Models Soham Chakraborty

Presentation by Akshay Gopalakrishnan

September 19, 2021

Introduction

- Robustness is a property that a program can have given two memory models.
- A program executing under a memory model K is Robust against memory model M if all consistent executions under K are also consistent under M.
- This property is useful in ensuring safe portability of programs across different platforms.
- However, as far as memory models are concerned, Robustness is maintained only against Sequential Consistency (SC).
- This paper analyzes robustness against weaker memory models such as x86-TSO, ARMv7 and ARMv8.
- Robustness conditions are established against each of these models.
- An analysis tool is also developed to ensure a program is Robust or if not, adding fence instructions to ensure Robustness.

Examples of Robustness

As an example, consider robustness of programs running on ARM against x86.

$$\begin{array}{c|c} X=1; & Y=1; \\ a=Y; & b=X; \end{array} \text{ (SB) } \qquad \begin{array}{c|c} a=X; & b=Y; \\ Y=1; & X=1; \end{array} \text{ (LB)}$$

In the above figure, program SB's outcome $a=1 \land b=1$ is allowed by both x86 and ARM. But for the program LB, the outcome $a=1 \land b=1$ is allowed by ARM but not by x86. Thus, program SB is x86 robust while LB is not.

Robustnes Definition

A program P is M-K robust if all its K-consistent executions are also M-consistent.

So for our example above:

- SB is x86-ARM robust.
- LB is not x86-ARM robust.

Axiomatic Specification of Memory Consistency Models

- Define binary relations (mainly partial orders) between program constructs Read/Write/RMW/Fence.
- Per-execution semantics.
- Specify axioms based on relations, which are acyclic/irreflexivity conditions on execution graphs.

Preliminary Definitions of Binary Relations

Binary relations:

- po Program order per thread.
- rf Between a read and the write from which its read value comes.
- co Order between writes/updates to same location.
- rmw Order between a Read and a Write which form an Atomic update (read-modify-writes).
- fr rf^{-1} ; co read-happens before (also abbreviated as reads-before).
- eco rfe ∪ coe ∪ fre called as extended coherence order (take all the external preliminary relations apart from po).

•



SC with the above relations can be defined as:

- po \cup rf \cup fr \cup co acyclic.
- $rmw \cap fre$; $coe = \phi$.

x86-TSO

Some additional binary relations (derived)

- $\times po ((W * W) \cup (R * W) \cup (R * R)) \cap po$ preserved program order.
- imp po; $[dom(rmw) \cup F] \cup [codom(rmw) \cup F]$; po implied order.
- xhb $xpo \cup imp \cup rfe \cup fr \cup co$ x86 happens-before.

x86 is then defined as

- $po \cup rf \cup fr \cup co$ acyclic.
- $rmw \cap fre$; $coe = \phi$.
- xhb acyclic.

Robustness Conditions: Intuition

The authors tackle only SC, x86-TSO, ARMv7 and ARMv8 models. All of the above models respect coherence. If for instance robustness fails to hold, then we have some K-consistent execution to violate an axiom of memory model M. Since our axioms are all acyclic/irreflexivity conditions, this implies the execution graph has some form of cycle. Note that, if the cycle contains no po edges, then with the remaining edges (rfe, fre, coe), the cycle also results in coherence violation. Thus, the cycle must contain po edges along with the union of the above (now termed as eco). This set of po edges are defined as extended program order $epo = po \cap (codom(eco) \times domeco)$. The robustness condition now between each pair of memory model revolves around this newly defined order.

SC-x86TSO Robustness Condition

The intuition behind the following theorem is that, we know for certain because of coherence that a cycle if introduced must have po an exclusive part. Thus, it is sufficient to place restrictions on this set of po to belong to a fixed set to ensure no cycle can exist.

$\mathsf{Theorem}$

A program P is M-K Robust if in all it's K-consistent executions X, $epo \subseteq R$ where R is defined for each pair of memory models in question.

For SC- \times 86TSO robustness R is defined as

$$R = xpo \cup po_I \cup imp; po^?. \tag{1}$$



SC-x86TSO Robustness Condition

SC-860TSO Robustness Condition

The introduct helded his following become is this, we know for certain become of closers that specific followed them been part as excellance than 9 pilot. Them, it is utilized to a place reductions are pilot are obtained part. Thin, it is utilized to a blace reduction to pilot a reduction to set of pollowed to a find and the serve reduction to a financial part of the server of the a reduction to a financial part of the server of

The intuition behind SC-x86 robustness condition is as follows:

- xpo orders all R-R, R-W and W-W events. These orders does not actually represent the main weakening that makes it TSO.
- po_I If the whole program is surrounding just one memory action, then the program under TSO/SC is the same.
- *imp*; *po*? Any fence between W-R would imply that R will read from the main memory, just like SC semantics.

The above three are not the orders that make a Read have a choice to read from its own Write Buffer. This would be different from SC and thus will not be SC-x86 Robust. Thus, we require epo to be in the above union of 3 relations.

Checking and Enforcing Robustness

- Take the Control Flow Graph of the program.
- Build a Memory-access pair graph (MPG) capturing two important edge relations (eco and epo).
- If MPG has a cycle, check each access pair whether ordered, as per a condition based on M-K Robustness.
- If every pair is ordered, program is M-K Robust.
- Else, insert appropriate fences between memory access pairs that are not ordered.

Experimental Evaluation

Intrpreting the Results. The (SC-K) entries in the tables are of the form $(a|b(\checkmark/x)|c|\langle d)$ where

- 'a': number of fences required by naive scheme.
- 'b': number of existing fences in the program.
- 'c': number of fences inserted by proposed scheme.
- ' \sqrt{X} ' symbol denotes if a program is M-K robust or not.
- 'd': time taken by the robustness pass in seconds.

Experimental Evaluation Table

SC-x86		Trencher	
result	⟨sec	result	⟨sec
6 0 x 2	⟨0.005	X 2	(0.004
		√ 0	(0.007
14 0 x 2	⟨0.004	X 2	(0.013
			(0.107
14 0 🗸 0	(0.004)	√ 0	(0.007
12 0 🗸 0	(0.004	√ 0	(0.006
7 0 🗸 0	$\langle 0.004$	√ 0	(0.582
33 4 x 3	(0.038	X-	(0.246
22 2 🗸 0	⟨0.011	X 0	⟨2.039
22 0 🗸 0	(0.010	√ 2	⟨6.322
	result 6 0x2 20 4\sqrt0 14 0x2 17 0x4 14 0\sqrt0 12 0\sqrt0 7 0\sqrt0 33 4x3 22 2\sqrt0	result \(\sec \) 6 \(\begin{align*}{0} \mathbb{X}2 \(0.005 \) 20 \ 4 \sqrt{0} \(0.002 \) 14 \ 0 \times \(0.004 \) 17 \ 0 \times \(0.004 \) 12 \ 0 \sqrt{0} \(0.004 \) 7 \ 0 \sqrt{0} \(0.004 \) 33 \ 4 \times \(0.038 \)	result

Author makes note of Cilk-TSO specifically. Trencher reports violation due to not including *po_I* in condition check.



Thank you

Questions?